

SVR ENGINEERING COLLEGE Approved by AICTE & Permanently Affiliated to JNTUA

Ayyalurmetta, Nandyal – 518503. Website: <u>www.svrec.ac.in</u> Department of Electronics and Communication Engineering



(20A04101P) ELECTRONIC DEVICES AND CIRCUITS LAB I B. Tech (ECE) I Semester 2020 - 2021



STUDENT NAME	
ROLL NUMBER	
SECTION	



SVR ENGINEERING COLLEGE Approved by AICTE & Permanently Affiliated to JNTUA

Ayyalurmetta, Nandyal - 518503. Website: www.svrec.ac.in

DEPARTMENT OF

ELECTRONICS AND COMMUNICATION ENGINEERING

CERTIFICATE

ACADEMIC YEAR: 2020-21

This is to certify that the bonafide record work done by

Mr./Ms.______ bearing

H.T.NO. ______ of IB. Tech II Semester in the

ELECTRONIC DEVICES AND CIRCUITS LABORATORY.

Faculty In-Charge

Head of the Department

JAWAHARLAL NEHRU TECHN OLOGICAL UNIVERSITYANANTAPUR

I. B.Tech (ECE & EEE) – II Sem-R20

(20A04101P) ELECTRONIC DEVICES & CIRCUITS LAB (Common to ECE and EEE)

LIST OF EXPERIMENTS :

(Execute any 12 experiments).

Note : All the experiments shall be implemented using both Hardware and Software such as PSPICE/Multisim.

- 1. Verification of Volt- Ampere characteristics of a PN junction diode and find static, dynamic and Reverse resistances of the diode from the graphs obtained.
- 2. Design a full wave rectifier for the given specifications with and without filters, and verify the given specifications experimentally. Vary the load and find ripple factor. Draw suitable graphs.
- 3. Verify various clipping and clamper circuits using PN junction diode and draw the suitable graphs.
- 4. Design a Zener diode-based voltage regulator against variations of supply and load. Verify the same from the experiment.
- 5. Study and draw the output and transfer characteristics of MOSFET (Enhance mode) in CommonSource Configuration experimentally. Find Threshold voltage (VT), gm, & K from the graphs.
- 6. Study and draw the output and transfer characteristics of MOSFET (Depletion mode) or JFET in Common Source Configuration experimentally. Find IDSS, gm, & VP from the graphs.
- 7. Verification of the input and output characteristics of BJT in Common Emitter configuration experimentally and find required h parameters from the graphs.
- 8. Study and draw the input and output characteristics of BJT in Common Base configuration experimentally, and determine required h parameters from the graphs.
- 9. Study and draw the Volt Ampere characteristics of UJT and determine η , IP, Iv, VP, &Vv from the experiment.
- 10. Design and analysis of voltage- divider bias/self-bias circuit using BJT.
- 11. Design and analysis of voltage- divider bias/self-bias circuit using JFET.
- 12. Design and analysis of self-bias circuit using MOSFET.
- 13. Design a suitable circuit for switch using CMOSFET/JFET/BJT.
- 14. Design a small signal amplifier using MOSFET (common source) for the given specifications. Draw the frequency response and find the bandwidth.
- 15. Design a small signal amplifier using BJT(common emitter) for the given specifications. Draw the frequency response and find the bandwidth.

ECE DEPT VISION & MISSION PEOs and PSOs

Vision

To produce highly skilled, creative and competitive Electronics and Communication Engineers to meet the emergingneeds of the society.

Mission

- Impart core knowledge and necessary skills in Electronics and Communication Engineering throughinnovative teaching and learning.
- > Inculcate critical thinking, ethics, lifelong learning and creativity needed for industry and society
- Cultivate the students with all-round competencies, for career, higher education and selfemployability
- \triangleright

I. PROGRAMME EDUCATIONAL OBJECTIVES (PEOS)

- PEO1: Graduates apply their knowledge of mathematics and science to identify, analyze and solve problems in the field of Electronics and develop sophisticated communication systems.
- PEO2: Graduates embody a commitment to professional ethics, diversity and social awareness in theirprofessional career.
- PEO3: Graduates exhibit a desire for life-long learning through technical training and professional activities.

II. PROGRAM SPECIFIC OUTCOMES (PSOS)

- PSO1: Apply the fundamental concepts of electronics and communication engineering to design a variety of components and systems for applications including signal processing, image processing, communication, networking, embedded systems, VLSI and control system
- PSO2: Select and apply cutting-edge engineering hardware and software tools to solve complex Electronics and Communication Engineering problems.

III. PROGRAMME OUTCOMES (PO'S)

1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

2. Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

3. Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

4. Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

7. Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

9. Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

10. Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

11. Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

IV. COURSE OBJECTIVES

- > To verify the theoretical concepts practically from all the experiments
- > To analyze the characteristics of Diodes, BJT, MOSFET, UJT.
- > To analyze the characteristics of MOSFET, UJT.
- > To design the amplifier circuits from the given specifications.
- > To Model the electronic circuits using tools such as PSPICE/Multisim

V. COURSE OUTCOMES

Course	Course Outcome statements	BTL
Outcomes		
CO1	Understand the basic characteristics and applications of basic electronic devices. (L1)	L1
CO2	Observe the characteristics of electronic devices by plottinggraphs. (L2)	L2
CO3	Analyze the Characteristics of UJT, BJT, MOSFET (L3).	L3
CO4	Design MOSFET / BJT based amplifiers for the given specifications. (L4)	L4
CO5	Simulate all circuits in PSPICE /Multisim. (L5).	L5

After the completion of the course students will be able to

VI. COURSE MAPPING WITH PO'S AND PEO'S

CourseTitle	PO	PO	PO	РО	PO	PSO	PSO							
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
Electronic Devices and Circuits Lab	2.2	2.6	1.8	2.2	2.4	2.4	2.2	2.0	2.6	2.2	2.0	2.2	2.2	2.2

VII. MAPPING OF COURSE OUTCOMES WITH PEO'S AND PO'S

Course Title	PO 1	PO 2	PO 3	PO 4	РО 5	PO 6	РО 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
CO1	3	3	2	1	3	3	2	3	3	1	3	1	3	1
CO2	1	3	3	2	3	3	3	2	3	2	2	2	2	3
CO3	2	3	1	2	2	1	2	2	2	3	1	3	2	2
CO4	3	1	2	3	3	2	3	1	3	2	2	2	1	2
CO5	2	3	1	3	1	3	1	2	2	3	2	3	3	3

LABORATORY INSTRUCTIONS

- 1. While entering the Laboratory, the students should follow the dress code. (Wear shoes and White apron,Female Students should tie their hair back).
- 2. The students should bring their observation book, record, calculator, necessary stationery items and graphsheets if any for the lab classes without which the students will not be allowed for doing the experiment.
- 3. All the Equipment and components should be handled with utmost care. Any breakage or damage will becharged.
- 4. If any damage or breakage is noticed, it should be reported to the concerned in charge immediately.
- 5. The theoretical calculations and the updated register values should be noted down in the observation bookand should be corrected by the lab in-charge on the same day of the laboratory session.
- 6. Each experiment should be written in the record note book only after getting signature from the lab in-charge in the observation notebook.
- 7. Record book must be submitted in the successive lab session after completion of experiment.
- 8. 100% attendance should be maintained for the laboratory classes.

Precautions.

- 1. Check the connections before giving the supply.
- 2. Observations should be done carefully.

R20

INDEX

Max. Marks per each Experiment : 5

SL. No.	Name of the Experiment	Page No.	Date of Performed	Date of Submission	Marks Obtained	Signature of the Lab Incharge
1	PN Junction diode characteristics	11				
2	Full wave Rectifier	17				
3	Clipping and Clamping circuits	27				
4	Zener Diode	31				
5	JFET Characteristics –Common Source configuration	37				
6	BJT Characteristics-Common Emitter configuration	43				
7	BJT Characteristics-Common Base configuration	51				
8	Uni Junction Transistor (UJT) Characteristics	57				
9	Voltage Divider bias circuit using BJT	63				
10	Voltage Divider bias circuit using JFET	67				
11	BJT as a Switch	73				
12	BJT-CE Amplifier	77				
	Toal Marks obtained :					
	Average Marks obtained :					
	Beyond the Syllabus :					
13	Half wave Rectifier	83				
14	Common Collector Amplifier	93				
15	Appendix A – Electronic Components	97				
16	Appendix B – Measuring Instruments	101				
17	Appendix C – Study of CRO & FG	113				
18	Appendix D – Data sheets Diodes : PN & Zener BJT : BC547, BC558, JFET : BF W10, BF W11, BF245 Series, MOSFET : Z44N	117				
19	Appendix E – Syllabus Copy	127				
20	Appendix F – Rules –Observation & Record	128				

Date :

Exp. No.

PN JUNCTION DIODE CHARACTERISTICS

AIM :

1). To study the V-I characteristics of the PN junction diode using Silicon diode using Hardware and Software

2). To obtain the Static and Dynamic resistances in both biases.

APPARATUS :

1). Voltmeters:	a). $(0-2)V$	Digital / Analog	DC Type 1No.
	b). (0 – 50)V	Digital / Analog	DC Type 1 No
2). Ammeters:	a). (0 – 50)mA b). (0 – 2000)µA	Digital / Analog Digital only	DCTуре 1No. DCTуре 1No.
3). Regulated Pow	er		
Supply (RPS):	(0-30)V, 1A	Dual channel,	1 No.
4). Bread board			1 No.
5). Connecting wi	res:		A few Nos.
6). Systemwith M	ultisim Software :		1 No.
COMPONENTS :			
1). PN Junction D	iode Silicon (Si)1N40	07	1No.
2). Carbon fixed r	esistor 560 Ω, ¹ / ₂ W		1No.

THEORY :

Definition: A p-n junction is an interface or a boundary between two semiconductor material types, namely the p-type and the n-type, inside a semiconductor. The p-side or the positive side of the semiconductor has an excess of holes and the n-side or the negative side has an excess of electrons.

A PN Junction Diode is one of the simplest semiconductor devices around, and which has the characteristic of passing current in only one direction only. ... By applying a negative voltage (reverse bias) results in the free charges being pulled away from the junction resulting in the depletion layer width being increased.

In a standard diode, forward biasing occurs when the voltage across a diode permits the natural flow of current, whereas reverse biasing denotes a voltage across the diode in the opposite direction

Depletion region or depletion layer is a region in a P-N junction diode where no mobile charge carriers are present. Depletion layer acts like a barrier that opposes the flow of electrons from n-side and holes from p-side.

The ideal diode equation is very useful as a formula for current as a function of voltage. However, at times the inverse relation may be more useful; if the ideal diode equation is inverted and solved for voltage as a function of current, we find: $v(i)=\eta VTln[(iIS)+1]$.

CIRCUIT DIAGRAMS :

A). Forward bias using silicon(Si)diode:B). Reverse bias using silicon (Si) diode:



Figure: Circuit diagram of PN junction diode in forward bias using Silicon(Si) diode



Figure: Circuit diagram of PN junction diode in reverse bias using Silicon(Si) diode

PROCEDURE :

A). Forward bias using silicon (Si)diode:

- 1). Connected the circuit as shown in the circuit diagrams.
- 2). Connected the positive terminal of the RPS to the Anode(A), negative terminal of the RPS to the Cathode(C) of the diode respectively.
- 3). Then Switched ON the RPS and all the meters.
- 4). Varied the supply voltage (RPS voltage) in steps i.e. 0V, 0.2V, 0.4V, 0.6V, 0.8V, 1V, 5V, 10V, 15V, 20V, 25V, 30V
- 5). After completion of readings keep the RPS voltage at 0V immediately.
- 6). Switched OFF the RPS and all the meters.
- 7). Plotted the graph between *forward voltage*(V_f) on X-axis and *forward current* (I_f) on Y-axis.
- 8). Calculated the *static resistance* and *dynamic resistance* from the graph by using the formulas given under the heading of parameters.
- 9). We did the same experiment using multisim software and noted down the corresponding readings in the tabular form and compared those values with the readings of Hardware.

A). Reverse bias using silicon (Si)diode

- 1). Connected the circuit as shown in the circuit diagrams.
- 2). Connected the positive terminal of the RPS to the Cathode(C), negative terminal of the RPS to the Anode(A) of the diode respectively.
- 3). Then Switched ON the RPS and all the meters.
- 4). Varied the supply voltage (RPS voltage) in steps i.e. 0V, 1V, 5V, 10V, 15V, 20V, 25V, 30V
- 5). After completion of readings keep the RPS voltage at 0Vimmediately.
- 6). Switched OFF the RPS and all the meters.
- 7). Plotted the graph between *reverse voltage* (V_r) on X-axis and *reverse current* (I_r) on Y-axis.
- 8). Calculated the *static resistance* and *dynamic resistance* from the graph by using the formulas given under the heading of parameters.
- 9). We did the same experiment using multisim software and noted down the corresponding readings in the tabular form and compared those values with the readings of Hardware.

TABULAR COLOUMNS:

A). Forward bias using silicon (Si)diode :

		Using Ha	ardware	Using Software		
SI. No.	Supply/RPS Voltage In Volts	Frward Voltage (V _f) In Volts	Forward Current (I _f) In mA	Reverse Voltage (V _r) In Volts	Reverse Current (I _r) In µA	
01	0.00					
02	0.20					
03	0.40					
04	0.60					
05	0.80					
06	1.00					
07	5.00					
08	10.00					
09	15.00					
10	20.00					
11	25.00					
12	30.00					

B). Reverse bias Silicon diode :

		Using Ha	ardware	Using Software		
SI. No.	Supply/RPS Voltage In Volts	Reverse Voltage (V _f) In Volts	Reverse Current (I _f) In mA	Reverse Voltage (V _r) In Volts	Reverse Current (I _r) In μΑ	
01	0.00					
02	1.00					
03	5.00					
04	10.00					
05	15.00					
06	20.00					
07	25.00					
08	30.00					

EXPECTED GRAPHS :

A). Forward bias using silicon(Si)diode:





PARAMETERS:

A). Forward bias using silicon (Si) diode:

- 1). Static resistance $:V_f/I_f =$
- 2).Dynamic resistance : $\mathbf{A} \mathbf{V}_{f} / \mathbf{I}_{f} =$

B). Reverse bias using silicon (Si)diode:

- 1).Static resistance : $V_r/I_r =$
- 2).Dynamic resistance : $\Delta V_r/I_r =$

RESULT:

We studied the V-I characteristics of *PN junction diode* in forward bias and reverse bias using silicon (Si) diode.

B). Reverse bias using silicon (Si)diode:





VIVA VOCE Questions:

- 1. What is Semi Conductor?
- 2. What are the Classification of materials?
- 3. Explain Intrinsic and Extrinsic Semiconductors.
- 4. Define PN Diode.
- 5. What is the Cut- In- Voltage of Si and Ge Diodes?
- 6. Mention PN Junction Diode Applications.
- 7. What is the Diode current equation?
- 8. What is the Static Resistance?
- 9. What is the Dynamic Resistance?
- 10. What are the Temperature effects on PN Junction Diode?



FULL WAVE RECTIFIER

Date :

AIM :

To study the characteristics of *Full wave rectifier with an without filter* using Hardware&Software.
 To obtain the ripple factor and percentage of regulation of this same.

APPARATUS :

1). Voltmeter:	(0-20)V	Digital/Analog	DCType	1 No
2). Ammeters:	(0-500)mA	Digital/Analog	DCType	1 No.
3). Digital Multi Meter(DMM)				1 No.
4). Decade Resistance Box (DRB)				1No.
5). Cathode Ray Oscilloscope (CRC)			1No.
6).Probes				2No.
7). Bread board				1No.
8). Connecting wires :				A fewNos.
0) System with Multisim Software			1	
9). System with Multishin Software:]	I NO.
COMPONENTS :]	I NO.
9). System with Multisim Software:COMPONENTS :1). PN Diode1N4007]	2 No.
 9). System with Multisim Software: COMPONENTS : 1). PN Diode1N4007 2). Electrolytic capacitor (Filter) 	i). 100	μF, 25V		2 No. 1 No.
 9). System with Multisim Software: COMPONENTS : 1). PN Diode1N4007 2). Electrolytic capacitor (Filter) 	i). 100 ii). 10	μF, 25V 00μF,25V		2 No. 1 No. 1No.

THEORY :

Defination :

A full wave rectifier is defined as a rectifier that converts the complete cycle of alternating current into pulsating DC.

Working of Full Wave Rectifier :

The input AC supplied to the full wave rectifier is very high. The step-down transformer in the rectifier circuit converts the high voltage AC into low voltage AC. The anode of the centre tapped diodes is connected to the transformer's secondary winding and connected to the load resistor. During the positive half cycle of the alternating current, the top half of the secondary winding becomes positive while the second half of the secondary winding becomes negative.

During the positive half cycle, diode D_1 is forward biased as it is connected to the top of the secondary winding while diode D_2 is reverse biased as it is connected to the bottom of the secondary winding. Due to this, diode D_1 will conduct acting as a short circuit and D_2 will not conduct acting as an open circuit

During the negative half cycle, the diode D_1 is reverse biased and the diode D_2 is forward biased because the top half of the secondary circuit becomes negative and the bottom half of the circuit becomes positive. Thus in a full wave rectifiers, DC voltage is obtained for both positive and negative half cycle.

Advantages of Full Wave Rectifier

- The rectification efficiency of full wave rectifiers is double that of half wave rectifiers. The efficiency of half wave rectifiers is 40.6% while the rectification efficiency of full wave rectifiers is 81.2%.
- The ripple factor in full wave rectifiers is low hence a simple filter is required. The value of ripple factor in full wave rectifier is 0.482 while in half wave rectifier it is about 1.21.
- The output voltage and the output power obtained in full wave rectifiers are higher than that obtained using half wave rectifiers.

CIRCUIT DIAGRAMS :

A). Full wave rectifier without Filter:



Figure: Circuit diagram of Full wave rectifier without filter

B). Full wave rectifier with 100µF & 1000µF Filter(Capacitor):



Figure: Circuit diagram of full wave rectifier with filter using 100 μF & 1000 μF capacitors

PROCEDURE :

A). Full wave rectifier without Filter:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Connected the channel1's probe of CRO across the secondary winding and channel2's probe of CRO across the output (DMM) side (as per shown in the circuit) to observe the input sine wave form and output signal respectively.
- 3). Removed the Decade resistance box (DRB) i.e. load resistance(R_L) from the circuit.
- 4). Then switched ON the transformer, and all the meters in the circuit, but don't switched ON the CRO.
- 5). Noted down the No load DC voltage(V_{NL}) in the given specified tabular form from the DMM.
- 6). After that kept the 100Ω resistance value in the DRB.
- 7). Now reconnected the DRB to the circuit.
- 8). Varied the DRB in steps of 100 Ω , 500 Ω , 1K Ω , 20K Ω , 40K Ω , 60K Ω , 80K Ω ,90K Ω and noted down the values of D Current (I_{dc}), DC voltage(V_{dc}), AC voltage(V_{AC}) from the corresponding meters.
- 9). Took care about that DRB always is not at 0Ω resistance value while taking the readings otherwise components and instruments connected in the circuit may get damage.
- 10). Now kept the DRB at standard resistance value of $1K\Omega$.

EDC Lab's Manual –Sep-2021

Full wave rectifier

- 11). Then switched ON the CRO.
- 12). Kept the AC/GND/DC switch of channel1 is at AC position and channel2 is at DC position.
- 13). Now kept the *channel position* switch of CRO is at dual mode.
- 14). Plotted the input sine wave (which is at secondary side & available in channel1) and output signal (which is across DMM & available in channel2) on single graph sheet by observing in the CRO.
- 15). Now switched OFF the transformer, CRO and all the meters in the circuit.
- 16). Calculated the ripple factor(RF) and % of load regulation by using the formulas given below,

$$RF = V_{ac} / V_{dc} \text{ and } \% \text{ of load regulation} = \left[\frac{V_{NL} - V_L}{V_L}\right] \times 100$$

- 17). Plotted the graphs as per below,
 - a). DC current (I_{dc}) on X-axis and Ripple factor(RF)on Y-axis.
 - b). DC current (Idc) on X-axis and % of regulation Y-axis.
- 18). We did the same in the Multisim software and noted down the corresponding values in the tabular column.
- 19). We compared the Hardware & Software values.

B). Full wave rectifier with 100µF & 1000µF Filter (Capacitor):

- 1). Connected the circuit by using 100µF filter (capacitor) as shown in the circuit diagrams.
- 2). Connected the channell's probe of CRO across the secondary winding and channel2's probe of CRO across the output (DMM) side (as per shown in the circuit) to observe the input sine wave form and output signal respectively.
- 3). Removed the Decade resistance box (DRB) i.e. load resistance($R_{\rm L}$) from the circuit.
- 4). Then switched ON the transformer, and all the meters in the circuit.
- 5). But don't switched ON the CRO.
- 6). Noted down the No load DC voltage(V_{NL}) in the given specified tabular form from the DMM.
- 7). 7). After that kept the 100Ω resistance value in the DRB.
- 8). Now reconnected the DRB to the circuit.
- 9). Varied the DRB in steps of 100Ω , 500Ω , $1K\Omega$, $20K\Omega$, $40K\Omega$, $60K\Omega$, $80K\Omega$, $90K\Omega$ and noted down the values of DC Current (Idc), DC voltage(Vdc), AC voltage(VAC) from the corresponding meters.
- 10). Took care about that DRB always is not at 0Ω resistance value while taking the readings otherwise components and instruments connected in the circuit may get damage.
- 11). Now kept the DRB at standard resistance value of $IK\Omega$.
- 12). Then switched ON the CRO.
- 13). Kept the AC/GND/DC switch of channel1 is at AC position and channel2 is at DC position.
- 14). Now kept the *channel position* switch of CRO is at dual mode.
- 15). Plotted the input sine wave (which is at secondary side & available in channel1) and output signal (which is across DMM & available in channel2) on single graph sheet by observing in the CRO.
- 16). Now switched OFF the transformer, CRO and all the meters in the circuit.
- 17). Then disconnected the 100μ F capacitor and reconnect the 1000μ F in the same place.
- 18). 18). Repeated the same procedure from step 3 To step 15.
- 19). Calculated the ripple factor(RF) and % of load regulation for 100μ F and 1000µF by using the formulas given below,

 $RF = V_{ac} / V_{dc} \text{ and } \% \text{ of load regulation} = \left[\frac{V_{NL} - V_{L}}{V_{L}}\right] \times 100$ [Dept. of ECE, SVR Engg. College - Nandyal

EDC Lab's Manual –Sep-2021

Full wave rectifier

20). Drawn the following 4 graphs for each time when 100μ F and 1000μ F capacitors are connected, (It means 4 graphs when 100μ F and another 4 graphs when 1000μ F capacitors are connected).

- a). DC current (I_{dc}) on X-axis and Ripple factor(RF) on Y-axis.
- b). DC current (I_{dc}) on X-axis and % of regulation Y-axis.
- c). Load resistance(R_L) on X-axis and Ripple Factor (RF) on Y-axis.
- d). Load resistance(R_L) on X-axis and % of Load regulation (RF) onY-axis.
- 21). We did the same in the Multisim software and noted down the corresponding values in the tabular column.
- 22). We compared the Hardware & Software values.

Note: We did the all above experiments in multisim software also and noted down the all the corresponding readings in the corresponding tabular columns.

TABULAR COLUMNS :

A). Full wave rectifier without Filter using Hardware :

No Load dc voltage $(V_{NL}) =$ In Volts.

SI. No	Load Resistance R _L Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) inVolts.	AC voltage (V _{ac}) in Volts.	Ripple Factor R _F =V _{ac} /V _{dc}	% Of Regulation $= \left[\frac{V_{NL} V_L}{V_L} \right] \times 100$
1	100Ω					
2	500Ω					
3	1ΚΩ					
4	20ΚΩ					
5	40ΚΩ					
6	60ΚΩ					
7	80ΚΩ					
8	90ΚΩ					

B). Full wave rectifier without Filter using Software :

No Load dc voltage $(V_{NL}) =$ In Volts.

Sl. No.	Load Resistance R _L Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) inVolts.	AC voltage (V _{ac}) in Volts.	Ripple Factor R _F =V _{ac} /V _{dc}	% Of Regulation = $\left[\frac{V_{NL}-V_L}{V_L}\right] \times 100$
1	100Ω					
2	500Ω					
3	1ΚΩ					
4	20ΚΩ					
5	40ΚΩ					
6	60ΚΩ					
7	80ΚΩ					
8	90ΚΩ					

C). Full wave rectifier with 100µF capacitor filter using Hardware :

INO LOAD DC VOITAG			dc voltage(v	NL)=	In volts.		
SI. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC Voltage (V _{dc} / V _L) in Volts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{4\sqrt{3}}$ (F × C × R _L)	Practical Ripple Factor (R _F)= V _{ac} /V _{dc}	% Of Regulation $= \left[\frac{V_{NL} - V_{L}}{V_{L}} \right] \times 100$
1	100Ω						
2	500Ω						
3	1ΚΩ						
4	20ΚΩ						
5	40ΚΩ						
6	60ΚΩ						
7	80ΚΩ						
8	90KΩ						

D). Full wave rectifier with 100µF capacitor filter using Software :

		No Load	dc voltage(V	NL)=	In volts.		
SI. No.	Load Resistance (R_L) In $\Omega/K\Omega$	DC current (I _{dc}) in mA.	DC Voltage (V _{dc} / V _L) in Volts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{4\sqrt{3}}$ (F × C × R _L)	Practical Ripple Factor (R _F)= V _{ac} /V _{dc}	% Of Regulation $= \begin{bmatrix} V_{NL} & V_L \\ V_L \end{bmatrix} \times 100$
1	100Ω						
2	500Ω						
3	1ΚΩ						
4	20ΚΩ						
5	40ΚΩ						
6	60ΚΩ						
7	80ΚΩ						
8	90KΩ						

No Load de voltage(Var.)-

In volta

E). Full wave rectifier with 1000µF capacitor filter using Hardware :

		No Load	dc voltage(V	_{NL})=	In volts.		
SI. No.	Load Resistance (R _L) In Ω/KΩ	DC current (Idc) in mA.	DC Voltage (V _{dc} / V _L) in Volts.	AC voltage (Vac) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{4\sqrt{\frac{2}{3}} (F \times C \times R_L)}$	Practical Ripple Factor (R _F)= V _{ac} /V _{dc}	% Of Regulation $= \left[\frac{V_{NL} - V_{L}}{V_{L}} \right] \times 100$
1	100Ω						
2	500Ω						
3	1ΚΩ						
4	20ΚΩ						
5	40ΚΩ						
6	60ΚΩ						
7	80ΚΩ						
8	90ΚΩ						

E). Full wave rectifier with 1000µF capacitor filter using Software :

No Load dc voltage(V_{NL})=

In volts.

SI. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC Voltage (V _{dc} / V _L) in Volts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (\mathbf{R}_{F}) = $\frac{1}{4\sqrt{3}} (\mathbf{F} \times \mathbf{C} \times \mathbf{R}_{\mathrm{L}})$	Practica l Ripple Factor (R _F)= V _{ac} /V _{dc}	% Of Regulation $= \left[\frac{V_{NL} - V_{L}}{V_{L}} \right] \times 100$
1	100Ω						
2	500Ω						
3	1ΚΩ						
4	20ΚΩ						
5	40ΚΩ						
6	60ΚΩ						
7	80ΚΩ						
8	90ΚΩ						

EXPECTED GRAPHS :

A). Full wave rectifier without filter:



B). Full wave rectifier With $100\mu F \& 1000\mu F$ Filter(capacitor):

Note: Drawn the separate graph sheets for 100μ F & 1000μ F capacitors. i.e4 graphs for 100μ F and another 4 graphs for 1000μ F capacitors as per given below,



EXPECTED WAVEFORMS:

A). Full wave rectifier without Filter:



Figure: Output wave form for Full wave rectifier without filter, at R_L=1 K A

B). Full wave rectifier with100µFFilter Filter (capacitor), at $R_{L} = 1K\Omega$:

C). Full wave rectifier with 1000µF

(capacitor), atR_L=1KΩ:



100 μF Filter (Capacitor) is connected at R_L=1 K Ω



Figure: Input&Output waveforms for Full wave rectifier when | Figure: Input&Output waveforms for Full wave rectifier when 1000 µF Filter (Capacitor) is connected at RL=1 K A

PARAMETERS OF FULL WAVE RECTIFEIR :

THEORETICAL VALUES	PRACTICAL VALUES
A). Without Filter: Ripple factor (RF) = 0.45	Ripple factor (RF) when R_L is at $1K\Omega =$ (<i>Noted down from the tabular column</i>).
B). With 100µF capacitor: Ripple factor $RF = \frac{1}{4\sqrt{3} (F \times C \times R_L)} =$ Where, $F = 50$ Hz., C=100µF, R _L =1KΩ	Ripple factor (RF) when R_L is at $1K\Omega =$ (<i>Noted down from the tabular column</i>).
C). With 1000µF capacitor: Ripple factor $RF = \frac{1}{4\sqrt{3} (F \times C \times R_L)} =$ Where, $F = 50$ Hz., C=1000µF, R _L =1KΩ	Ripple factor (RF) when R_L is at $1K\Omega =$ (<i>Noted down from the tabular column</i>).

RESULT :

A). Without filter:

We studied the characteristics of *full wave rectifier without filter* and obtained the ripple factor , % of regulation at $R_L=1K\Omega$. The values are given below,

- 1). Ripple factor(RF)
- 2). 2). % of regulation =

B). With 100 μ F & 1000 μ F filter (capacitor):

=

=

We studied the characteristics of *full wave rectifier with filter* and obtained the ripple factor , % of regulation at $R_L=1K\Omega$. The values are given below,

- 1). Ripple factor(RF) for $100\mu F =$
- 2). % of regulation for100µF
- 3). Ripple factor(RF) for $1000\mu F =$
- 4). % of regulation for $1000\mu F =$

VIVA VOICE Questions :

1. What is Rectifier?

2. Classification of Rectifiers.

3. PIV for FWR is _____.

4. What is the Ripple Factor FWR?

5. What are the differences between Full Wave Center Tapped and Bridge Rectifier.

6. FWR consists of how many diodes?

7. What is the function of RPS?

8. What is the Efficiency of FWR?

9. What is the function of filter in Rectifiers?

10. Mention the properties of L and C components.

Date :

Exp. No.

CLIPPING AND CLAMPER CIRCUITS

AIM :To verify the various clipping and clamping circuits using PN junction diode in Hardware as well Using multisim software

APPARATUS :

1). Regulated power supply	1No.
2). Function generator	1 No.
3). Cahode Ray Oscilloscope (CRO)	1 No.
4). System with Multisim software	1 No.
COMPONENTS :	
1). PN junction diode : 1N4007	
2). Carbon fixed resistors 10Ω , $\frac{1}{2}W$, $10 K\Omega$, $\frac{1}{2}W$	Each 1 No.

THEORY :

Diode Clippers :

Most of the electronic circuits like amplifiers, modulators and many others have a particular range of voltages at which they have to accept the input signals. Any of the signals that have an amplitude greater than this particular range may cause distortions in the output of the electronic circuits and may even lead to damage of the circuit components.

As most of the electronic devices work on a single positive supply, the input voltage range would also be on the positive side. Since the natural signals like audio signals, sinusoidal waveforms and many others contain both positive and negative cycles with varying amplitude in their duration.

These waveforms and other signals have to be modified in such a way that the single supply electronic circuits can be able to operate on them.

The clipping of a waveform is the most common technique that applies to the input signals to adapt them so that they may lie within the operating range of the electronic circuits. The clipping of waveforms can be done by eliminating the portions of the waveform which crosses the input range of the circuit. Clippers can be broadly classified into two basic types of circuits. They are:

- Series Clippers
- Shunt or Parallel Clippers

Series clipper circuit contains a power diode in series with the load connected at the end of the circuit. The shunt clipper contains a diode in parallel with the resistive load.



PROCEDURE :

- 1). Connected the circuit as shown in the circuit diagram of figure (a)
- 2). Switched ON the Function generator and CRO.
- 3). Set the sine wave as $10V_{p-p}$ in the function generator.
- 4). Observed the wave forms in the CRO and draw in the graph sheets.
- 5). Repeated the same procedure for circuit diagrams of figures from b to h.
- 6). Repeated the same procedure using Multisim software.

EXPECTED WAVEFORMS :



RESULT :We have observed and drawn the output and input wave forms of different types of Clippers and Clampers

VIVA VOICE Questions:

- 1. What is Clipper?
- 2. What is Clamper?
- 3. What is negative series clipper?
- 4. What is positive series clipper?
- 5. What is negative shunt clipper?
- 6. What is positive shunt clipper?
- 7. What is positive clamper?
- 8. What is negative clamper?
- 9. What is two-level clipper?
- 10. Importance of clippers and clampers.

Date :

Exp. No.



ZENER DIODE

AIM :

- 1). To study the V-I characteristics of Zenerdiode
- 2). To obtain the regulation characteristics of a zener diode in the following conditions.
 - a). By varying the input(supply) voltage,
 - b). By varying the loadresistance.
- 3). All the above functions we could do in Hardware and multisim software.

APPARATUS :

1). Voltmeters	a). (0-10)V	Digital / Analog	DC Type	1 No.
2). Ammeters	a). (0-50) mA	Digital / Analog	DC Type	2 No.
3). Decade Resistance Box(DRB)				1 No.
4). Regulated power supply (RPS)	(0-30)V, 1A	Dual channel		1 No.
5). Bread board				1 No.
6). Connecting wires				A few Nos.
7). System with Multisim software				1 No.

COMPONENTS:

1). Zener diode 1Z6.9V, 1W	1 No.
2). Carbon fixed resistors 560Ω	Each 1 No.

THEORY :

Explanation

A Zener Diode, also known as a breakdown diode, is a heavily doped semiconductor device that is designed to operate in the reverse direction. When the voltage across the terminals of a Zener diode is reversed and the potential reaches the Zener Voltage (knee voltage), the junction breaks down and the current flows in the reverse direction. This effect is known as the Zener Effect.

Definition

A Zener diode is a heavily doped semiconductor device that is designed to operate in the reverse direction. Zener diodes are manufactured with a great variety of Zener voltages (Vz) and some are even made variable.

How does a Zener Diode work in reverse bias?

A Zener diode operates just like a normal diode when it is forward-biased. However, when connected in reverse biased mode, a small leakage current flows through the diode. As the reverse voltage increases to the predetermined breakdown voltage (Vz), current starts flowing through the diode. The current increases to a maximum, which is determined by the series resistor, after which it stabilizes and remains constant over a wide range of applied voltage.

There are two types of breakdowns for a Zener Diode:

- Avalanche Breakdown
- Zener breakdown

Avalanche Breakdown in Zener Diode

Avalanche breakdown occurs both in normal diode and Zener Diode at high reverse voltage. When a high value of reverse voltage is applied to the PN junction, the free electrons gain sufficient energy and accelerate at high velocities. These free electrons moving at high velocity collides other atoms and knocks off more electrons.

Due to this continuous collision, a large number of free electrons are generated as a result of electric current in the diode rapidly increases.

Zener Diode

Page | **32** off 128

This sudden increase in electric current may permanently destroy the normal diode, however, a Zener diode is designed to operate under avalanche breakdown and can sustain the sudden spike of current. Avalanche breakdown occurs in Zener diodes with Zener voltage (Vz) greater than 6V.

Zener Breakdown in Zener Diode

When the applied reverse bias voltage reaches closer to the Zener voltage, the electric field in the depletion region gets strong enough to pull electrons from their valence band. The valence electrons that gain sufficient energy from the strong electric field of the depletion region break free from the parent atom. At the Zener breakdown region, a small increase in the voltage results in the rapid increase of the electric current.

CIRCUIT DIAGRAM :





Fig (b) : zener diode in Reverse bias



by varying Load resistance

PROCEDURE :

A). VI characteristics of Zener diode in Forward bias :

- 1).Connected the circuit for diode 1Z6.9V as shown in the circuit diagrams (a).
- 2). Connected the positive terminal of the RPS to the Anode(A), negative terminal of the RPS to the Cathode(C) of the Zener diode respectively.
- 3). Then Switched ON the RPS and all the meters.
- Varied the supply voltage (RPS voltage) in steps i.e. 0V, 1V, 5V, 10V, 15V, 20V, 25V, 30V and noted down the corresponding readings of voltmeter V_f (In volts) and millimeter I_f (In mA) of tabular column (A).
- 5). After completion of readings kept the RPS voltage at 0V immediately.
- 6). Then Switched OFF the RPS and all the meters.
- 7). Plotted the graph between *reverse voltage*(V_f) on X-axis and *reverse current* (I_f) on Y- axis in graph sheet using the values in tabular column (A).
- 8). Calculated the *static resistance* and *dynamic resistance* from the graph sheet by using the formulas which are given under the heading of parameters.
- 9). Repeated the same procedure in Multisim software also, noted down the readings under the tabular column of multisim.

B). VI characteristics of Zener diode in Reverse bias :

- 1). Connected the circuit as shown in the diagrams (b).
- 2). Connected the positive terminal of the RPS to the Cathode(C). negative terminal of the RPS to the Anode(A) of Zener diode respectively.
- 3). Then Switched ON the RPS and all themeters.
- Varied the supply voltage (RPS voltage) in steps i.e. 0V, 1V, 5V, 10V, 15V, 20V25V, 30V and noteddown the corresponding readings of voltmeter V_r (In volts) and millimeter I_r (In mA) in tabular column (B).
- 5). After completion of readings kept the RPS voltage at 0V immediately.
- 6). Then Switched OFF the RPS and all themeters.
- 7). Plotted the graph between *reverse voltage*(V_r) on X-axis and *reverse current* (I_r) on Y axis in the graph sheet using the values in tabular column (B).
- 8). Calculated the *static resistance* and *dynamic resistance* from each graph sheet by using the formulas which are given under the heading of parameters.
- 9). Repeated the same procedure in Multisim software also, noted down the readings under the tabular column of multisim.

C). As voltage regulator by varying the Input (supply) voltage :

- 1). Connected the circuit for diode 1Z6.9V as shown in the circuit diagrams (c).
- 2). Then Switched ON the RPS and all the meters.
- 3). Varied the input voltage V_i (RPS voltage) in steps i.e. 0V, 1V, 5V, 10V, 15V, 20V, 25V, 30V and noted down the corresponding readings in tabular column (C).
- 4). Up to the break down point the output voltage V_0 will increase linearly with respect to variation in the input voltage, after the break down voltage the output voltage V_0 is constant.
- 5). After completion of readings kept the RPS voltage at 0V immediately.
- 6). Then Switched OFF the RPS and all the meters.
- 7). Plotted the graph between *input voltage* (V_i) on X-axis and *output voltage* (V_o) on Y- axis in the graph sheet using the values in tabular column (C).
- 8). Repeated the same procedure in Multisim software also, noted down the readings under the tabular column of multisim.

D). As voltage regulator by varying the load resistance (R_L) at V_i = 30V

- 1). Connected the circuit for diode 1Z6.9V as shown in the circuit diagram (d).
- 2). Then Switched ON the RPS and all the meters.
- 3). Kept the RPS voltage at constant value 30V up to the completion of readings.
- Noted down the readings of Zener current (I_z), Load current (I_L) and Output voltage(V_O) by varying the load resistance in steps 40Ω, 100Ω,500Ω, 1KΩ, 10KΩ, 25KΩ, 50KΩ, 90KΩ, 100KΩ in tabular column (D).
- 5). After completion of readings kept the RPS voltage at 0Vimmediately.
- 6). Then switched OFF the RPS and all the meters.
- 7). Plotted the graph between *output voltage* (V_0) on X-axis and *load current* (I_L) on Yaxis in graph sheet using the values in tabular column (F).
- 8). Repeated the same procedure in Multisim software also, noted down the readings under the tabular column of multisim.

	A). Zen). Zener diode in Forward bias:					B). Zener diode in Reverse bias			
		Using H	ardware	Using S	Software		Using H	Hardware	Using S	Software
Sl.No	V _i (V)	V _f (V)	l _f (mA)	V _f (V)	l _f mA)	V _i (V)	Vr (V)	l _r (mA)	V _r (V)	l _r (mA)
1	0					0				
2	5					5				
3	10					10				
4	15					15				
5	20					20				
6	25					25				
7	30					30				

C). Zener diode as Voltate Regulator as Input voltage varies :

		Using Ha	rdware	Using Software		
Sl.No.	V _i (V)	V _o (V)	lz (mA)	V _o (V)	l _z (mA)	
1	0					
2	5					
3	10					
4	15					
5	20					
6	25					
7	30					

D). When R_L varies at V_i = 30 V

		U	sing Har	dware		Using Software			
Sl.No.	R _L (Ω)	l (mA)	l _z (mA)	Ι _L (mA)	V _o or V _z (V)	I (mA)	l _z (mA)	ι _L (mA)	V _o or V _z (V)
1	40 Ω								
2	100 Ω								
3	500 Ω								
4	1 ΚΩ								
5	10 ΚΩ								
6	25ΚΩ								
7	50ΚΩ								
8	90KΩ								
9	100ΚΩ								

EXPECTED GRAPHS :

A). Reverse bias characteristics of Zener diode



Figure: Reverse bias characteristics of Zener diode using 126.9V



Figure: Regulation characteristics of Zener diode by varying load resistance using 126.9V

PARAMETERS:

A). V-I Characteristics of Reverse bias using1Z6.9V

:

:

- 1). Static resistance : V_r/I_r =
- 2).Dynamic resistance : $\Delta V_r/I_r =$

RESULT :

We design and studied the V-I & Regulation characteristics of Zener diode in Forward bias and Reverse bias .

- 1). Static resistance
- 2). Dynamic resistance

B). Regulation characteristics of Zener diode by varying supply voltage.





VIVA VOCE Questions:

- 1. What is zener diode?
- 2. What is Regulator?
- 3. Difference between Zener diode and PN diode?
- 4. What is zener break down?
- 5. What is static resistance?
- 6. What is dynamic resistance?
- 7. Applications of zener diode?
- 8. What is the principle mechanism of zener diode?
- 9. What is Regulation?
- 10. Any Draw backs in zener diode?
Date :

AIM :

- 1). To study the static and transfer characteristics of the FET using Hardware and multisim software
- 2). To calculate the following FET parameters
 - (a). Drainresistance(r_d) (b). Trans conductance (gm) (c). Amplification factor(μ) (d) Pinch-off voltage(V_P).

APPARATUS :

1).	Voltmeters :	(0-2)V (0-50)V	Digital Digital/Analog	DC Type DC Type	1 No. 1 No.
2).	Ammeters :	(0-20)mA	Digital/Analog	DC Type	1 No.
3).	Regulated Power Supply (RPS)): 30V, 1A	Dual channel		1 No.
4).	Bread board :				1 No.
5).	Connecting wires :			/	A few Nos.
6).	System with multisim software			1	No.
СО	MPONENTS :				
1). 2).	Field Effect Transistor (FET) : Carbon fixed resistors	BFW11/BF 245 22Ω, ½W and 1KΩ	2 ,½W		1No. Each 1 No.

THEORY :

The Field Effect Transistor or Simply FET uses the voltage that is applied to their input terminal, called the Gate to control the current flowing through them resulting in the output current being proportional to the input voltage, the Gates to source junction of the FET is always reversed biased. As their operation relies on an electric field (hence the name field effect) generated by the input Gate voltage, this then makes the Field Effect Transistor a "VOLTAGE" operated device.

The Field Effect Transistor is a three terminal unipolar semiconductor device that has very similar characteristics to those of their Bipolar Transistor counterpart's i.e., high efficiency, instant operation, robust and cheap and can be used in most electronic circuit applications to replace their equivalent bipolar junction transistors (BJT).

The Field Effect Transistor has one major advantage over its standard bipolar transistor, in that input impedance, (Rin) is very high, (thousands of Ohms). This very high input impedance makes them very sensitive to input voltage signals.

There are two basic configurations of junction field effect transistor, the N-channel JFET and the Pchannel JFET. The N-channel JFET's channel is doped with donor impurities meaning that the flow of current through the channel is negative (hence the term N-channel) in the form of electrons.

A FET is a three terminal device, having the characteristics of high input impedance and less noise, the Gate to Source junction of the FET is always reverse biased.

In amplifier application, the FET is always used in the region beyond the pinch-off.

CIRCUIT DIAGRAM :



PROCEDURE :

A). Transfer characteristics:

- 1). Connected the circuit as per the circuit diagram.
- 2). Switched ON the RPS and all the meters.
- 3). Kept the V_{DS} voltage at constant 2V by varying the drain forward voltage i.e. V_{DD} .
- 4). Varied the gate reverse voltage V_{GG} in steps of 0.00V, 0.40V, 0.80V, 1.2V, 1.6V, 2.0V and noted down the corresponding readings of V_{GS} and I_D meters.
- 5). Now kept the V_{GG} is at 0V.
- 6). Repeated the same procedure from step 4 to step 5 for V_{DS} =4V by varied the V_{DD} .
- 7). Switched OFF the RPS and all themeters.
- 8). Plotted the graph between V_{GS} on X-axis and I_D on Y-axis.
- 9). Calculated the *trans conductance* value from the graph as per the formula which is given under the heading of *parameters*.

Note: Do not vary the supply voltage V_{DD} unless V_{GG} is kept at 0 Volts.

10). We did the same experiment in multisim software also and noted down the corresponding readings in the tabular column (A).

B). Static/Drain characteristics:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Now Switched ON the RPS and all the meters.
- 3). Kept the $V_{GS} = 0V$ by varying the supply voltage V_{GG} .
- 4). Varied the supply voltage V_{DD} in steps of 0.0V, 0.50V, 1.0V, 2.0V, 4.0V, 6.0V, 8.0V, 10.0V, 12.0V, 14.0V, 16.0V, 18.0V, 20.0V, 24.0V, 28.0V, 30.0V and noted down the corresponding readings of V_{DS} and I_D meters.
- 5). Now kept the V_{DD} is at 0V.
- 6). Repeated the same procedure from steps 4 to 5 for each time independently when V_{GS} = -0.5 V & V_{GS} = -01.00 V by varying the V_{GG} .
- Now switched OFF the RPS and all the meters.
 Note: Do not vary the supply voltage V_{GG} unless V_{DD} is kept at 0 Volts.
- 8). Plotted the graph between V_{DS} on X-axis and I_{D} on Y-axis.
- 9). Calculated the *drain resistance* value from the graph and *amplification factor* as per the formulas which are given under the heading of *parameters*.

10). We did the same experiment in multisim software also and noted down the corresponding readings in the tabular column (B).

TABULAR COLUMNS :

A). Transfer Characteristics:

			Using Ha	ardware			Using Software					
SL.	V _{GG}	V _{DS} :	= 2V	V _{DS} = 4V			V _{DS}	= 2V	V _{DS} = 4V			
No.	(V)	V _{GS} (V)	I _⊳ (mA)	V _{GS} (V)	I _D (mA)		V _{GS} (V)	I _⊳ (mA)	V _{GS} (V)	I _⊳ (mA)		
01	00.00											
02	00.40											
03	00.80											
04	01.20											
05	01.60											
06	02.00											

B). Static / Drain Characteristics:

			ι	Jsing I	Hardwa	re		Using Software						
SL.	V _{DD}	VG	s = 0V	V _{GS}	= 0.5V	VG	s = 1V	V _{GS}	= 0V	V _{GS} =	= 0.5V	V _{GS}	= 1V	
No.	(V)	V _{DS} (V)	I _D (mA)	V _{DS} (V)	l _D (mA)	V _{DS} (V)	I _D (mA)							
01	00.00													
02	00.50													
03	01.00													
04	02.00													
05	04.00													
06	06.00													
07	08.00													
08	10.00													
09	12.00													
10	14.00													
11	16.00													
12	18.00													
13	20.00													
14	24.00													
15	28.00													
16	30.00													

EXPECTED GRAPHS:

A). Transfer characteristics:

B). Static/drain characteristics:



4). Pinch off Voltage (V_P) =

RESULT:

The *transfer* and *static/drain* characteristics are observed. The parameters *drain resistance* (r_d) , *trans conductance* (g_m) and *amplification factor* (μ) are calculated.

VIVA VOCE QUESTIONS:

- 1. What is the Difference between BJT and FET?
- 2. What are the transfer characteristics?
- 3. What are the drain characteristics?
- 4. What are the applications of FET?
- 5. FET is which controlled device?
- 6. Mention FET characteristics.
- 7. What are the configurations of FET?
- 8. What are the classifications of FET?
- 9. Which configuration mostly used in FET?
- 10. What are the advantages of FET?

Exp. No. Date : 6 BJT CHARACTRISTICS - COMMON EMITTER (CE) CONFIGURATION

AIM :To obtain the input and output characteristics of transistor in *Common Emitter Configuration*usingHard ware and multisim software

APPARATUS :

1). Voltmeters :		(0-2)V	Digital	DC Type 1No.
		(0-50)V	Digital / Analog	DC Type 1 No.
2). Ammeters :		(0-20)mA	Digital / Analog	DC Type 1 No.
		(0-2000)µA	Digital only	DC Type 1No.
3). Regulated Power Supp	ly (RPS):	(0-30)V, 1A	Dual channel	1 No.
5). Bread board :	• • •			1 No.
5). Connecting wires :				A few Nos.
6). System with multisim	:			
COMPONENTS :				
1). Transistor :	BC 547			1 No.
2) Carbon fixedresistors	a). 1 l	KΩ,½W		1 No.
	b). 33	5 KΩ, ½W		1 No.

THEORY :

The transistor is a two junction, three terminal semiconductor device which has three regions namely the emitter region, the base region, and the collector region. There are two types of transistors. An npn transistor has an n type emitter, a p type base and an n type collector while a pnp transistor has a p type emitter, an n type base and a p type collector. The emitter is heavily doped, base region is thin and lightly doped and collector is moderately doped and is the largest. The current conduction in transistors takes place due to both charge carriers- that is electrons and holes and hence they are named Bipolar Junction Transistors (BJT).

BJTs are used to amplify current, using a small base current to control a large current between the collector and the emitter. This amplification is so important that one of the most noted parameters of gain, β (or hFE), which is the ratio of collector current to base current. When the BJT is used with the base and emitter terminals as the input and the collector and emitter terminals as the output, the current gain as well as the voltage gain is large. It is for this reason that this common-emitter (CE) configuration is the most useful connection for the BJT in electronic systems

Operation regions and characteristics curves: Depending upon the biasing of the two junctions, emitter-base (EB) junction and collector base(CB) the transistor is said to be in one of the four modes of operation. as described below:

Operating region	B-E Junction	B-C Junction	Features								
Cut-off	Reverse	Reverse	$IB \approx IC \approx IE \approx 0$	Off state – no current (VBE<0.7V)							
Saturation	Forward	Forward	Conducting structure	VBE=0.7V	V	$CE \approx 0.2V$					
Active	Forward	Reverse	Amplifier Gain: 100-1000	(IC=βIB)	VBE=0.7V VCE > 0.2V						
Reverseactive	Reverse Forward		Limited use Gain< 1		2)						

NOTE : VBE will vary from 0.6 to 0.7 V

The most important characteristics of transistor in any configuration are input and output characteristics. A. Input Characteristics: - It is the curve between input current IB and input voltage VBE constant collector emitter voltage VCE. The input characteristic resembles a forward biased diode curve. After cut in voltage the IB increases rapidly with small increase in VBE. It means that dynamic input resistance is small in CE configuration. It is the ratio of change in VBE to the resulting change in base current at constant collector emitter voltage. It is given by $\Delta VBE / \Delta IB B$. Output Characteristics: - This characteristic shows relation between collector current IC and collector voltage for various values of base current. The change in collector emitter voltage causes small change in the collector current for the constant base current, which defines the dynamic resistance and is given as $\Delta VCE / \Delta IC$ at constant IB. The output characteristic of common emitter configuration consists of three regions: Active, Saturation and Cut-off

Active region: In this region base-emitter junction is forward biased and base-collector junction is reversed biased. The curves are approximately horizontal in this region.

Saturation region: In this region both the junctions are forward biased.

Cut-off : In this region, both the junctions are reverse biased. When the base current is made equal to zero, the collector current is reverse leakage current ICEO. The region below IB = 0 is the called the cutoff region.

CIRCUIT DIAGRAM :



Figure: Circuit diagram of Common emitter configuration.

PROCEDURE :

A). Input characteristics:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Now Switched *ON* the *RPS* and all the meters.
- 3). Kept the $V_{CE} = 0V$ by adjusted the V_{CC} .
- 4). Varied the supply voltage V_{BB} in steps of 0.0V, 0.50V, 1V, 2V, 4V, 6V, 8V, 10V, 15V, 20V, 25V, 30V and noted down the corresponding readings of V_{BE} and I_B the meters.
- 5). Kept the V_{BB} at 0V.
- 6). Repeated the same procedure from steps 4 to 5 for each time independently when $V_{CE} = 1V \& V_{CE} = 2V$ which are kept by varying the V_{CC} .

- 7). Now switched OFF the RPS and all the meters.
- 8). 8). Took carethat
 - a). The values of V_{BE} when $V_{CE} = 1V$ are greater than the values of V_{BE} when $V_{CE}=0V$ from 5threading onwards in the tabular column.
 - b). The values of V_{BE} when $V_{CE} = 2V$ are greater than the values of V_{BE} when $V_{CE}=1V$ from 5threading onwards in the tabular column.
- 9). Plotted the graph between V_{BE} on X-axis and I_B on Y-axis. Note: Do not vary the supply voltage V_{CC} unless V_{BB} is kept at 0 Volts.
- 10). We did the same experiment in multisim also, and noted down the corresponding values in tabular column (A).

B). Output characteristics:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Now Switched ON the RPS and all the meters.
- 3). Kept the $I_B = 20\mu A$ by varying the supply voltage V_{BB}
- 4). Varied the supply voltage V_{CC} in steps 0.0V, 0.50V, 1V, 2V, 4.V, 6.V, 8.V, 10V, 15V, 18V, 20V, 22V, 24V, 26V, 28V, 30V and noteddown the corresponding readings of V_{CE} and meters.
- 5). Now kept the V_{CC} at 0V.
- 6). Repeated the same procedure from steps 4 to 5 for each time independently when $I_B=40\mu A \& I_B=40\mu A$ which are kept by varying the V_{BB} .
- 7). Now switched OFF the RPS and all the meters.
- 8). Took care that,
 - a). The values of I_C when $I_B = 40\mu A$ are greater than the values of I_C when $I_B = 20\mu A$ from 5threading onwards in the tabular column.
 - b). The values of I_C when $I_B = 40\mu A$ are greater than the values of I_C when $I_B = 60\mu A$. from 5threading onwards in the tabular column.
- 9). Plotted the graph between VC_E on X-axis and I_C on Y-axis.

Note: Do not vary the supply voltage V_{BB} unless V_{CC} is kept at 0 Volts.

10). We did the same experiment in multisim also, and noted down the corresponding values in tabular column (B).

TABULAR COLUMNS :

A). Input Characteristics:

			Using Hardware						Using Software					
SL. No.	V _{BB} (V)	Vc	_E =0V	V _{CE} =	1V	V _{CE} =2V			Vc	_E =0V	V _{CE} =1V		V _{CE} =2V	
		V _{BE} (V)	Ι _Β (μΑ)	V _{BE} (V)	Ι _Β (μΑ)	V _{BE} (V)	I _Β (μΑ)		V _{BE} (V)	Ι _Β (μΑ)	V _{BE} (V)	Ι _Β (μΑ)	V _{BE} (V)	Ι _Β (μΑ)
1	0.0													
2	0.5													
3	1.0													
4	2.0													
5	4.0													
6	6.0													
7	8.0													
8	10.0													
9	15.0													
10	20.0													
11	25.0													
12	30.0													

B). Output Characteristics:

			Using Hardware								Using S	Software		
SL. No.	V _{CC} (V)	I _B = (0.0	20µA/)2mA)	$I_{B}=$ (0.0	I _B =40µA/ (0.04mA)		60µA/)6mA)		I _B = (0.0	20µA/)2mA)	$I_{B} = (0.0)$	40µA/ 94mA)	I _B =60µA/ (0.06mA)	
		V _{CE} (V)	I _C (mA)	VCE (V)	I _C (mA)	V _{CE} (V)	I _C (mA)		V _{CE} (V)	IC (mA)	V _{CE} (V)	I _C (mA)	VCE (V)	I _C (mA)
1	0.0													
2	0.5													
3	1.0													
4	2.0													
5	4.0													
6	6.0													
7	8.0													
8	10.0													
9	15.0													
10	18.0													
11	20.0													
12	22.0													
13	24.0													
14	26.0													
15	28.0													
16	30.0													

EXPECTED GRAPHS :

A). Input characteristics with 'h' parameters:



Figure: Measurement of h-parameters of input characteristics in CE configuration. B). Output characteristics with '*h*' parameters:



Figure: Measurement of h-parameters of output characteristics in CE configuration.

PARAMETERS:

Common emitter (CE) configuration :

1). Inputimpedance (h_{ie}) = $\Delta V_{BE}/\Delta I_B$ =	Here V _{CE} isconstant.
2). Reverse voltage gain (h_{re}) = $\Delta V_{BE} / \Delta V_{CE}$ =	Here I _B isconstant.
Note : The above two parameters are calculated from input characteristics	
curve of CE configuration.	
3). Outputadmittance(\mathbf{h}_{oe}) = $\Delta \mathbf{I}_C / \mathbf{V}_{CE}$ =	Here I _B isconstant.
4). Forward current gain(h_{fe})= $\Delta I_C / \Delta I_B =$	Here V _{CE} isconstant.

Note : The above two parameters are calculated from output characteristics curve of CE configuration.

5). Forwardvoltagegain = $1 / h_{re.}$ =

6). Output resistance = $1 / h_{oe.} =$

RESULT: The input, output characteristics and '*h*' parameters of a transistor in *Common Emitter configuration* are studied.

VIVA VOICE Questions:

- 1. Define beta DC amplification factors of BJT.
- 2. Briefly explain reach through effect.
- 3. Explain the transistor operation with the help of four regions.
- 4. Compare CB,CE, CC configurations of a transistor.
- 5. What is the need of biasing?
- 6. Define stability factor of transistor.
- 7. What are the advantages of using potential divider bias?
- 8. Why we use h-parameters to describe a transistor?
- 9. Mention the characteristics of CE Amplifier.
- 10. For Amplifier, Transistor operation which region?

Exp. No. Date : 7 BJT CHARACTERISTIC - COMMON BASE (CB) CONFIGURATION

AIM:

To obtain the input and output characteristics of transistor in Common Base configurationusing Hardware and multisim software.

APPARATUS:

1) Voltmeters:	a) $(0-2)V$ Dig	ital	DC Type	1No
i). Volumeters.	b). DMM	Digital	DC Type	1No.
2). Ammetersa).	(0-50)mA	Digital/Analog	DC Type	1 No.
b). (0-20)mA		Digital	DCType	1No.
3). Regulated Power	Supply (RPS): Du	al channel,(0-30)V,1A		1 No.
4). Bread board				1 No.
5). Connectingwires	:			A Few Nos.
6). System with Mul	tisim software			1 No.
COMPONENTS	:			
1) Transistor :	BC547			1 No

1). Transistor : BC547

2). Carbon fixed resistors 1 K Ω , $\frac{1}{2}$ W ------ 2 No.

THEORY:

In this configuration we use base as common terminal for both input and output signals. The configuration name itself indicates the common terminal. Here the input is applied between the base and emitter terminals and the corresponding output signal is taken between the base and collector terminals with the base terminal grounded. Here the input parameters are V_{EB} and I_E and the output parameters are V_{CB} and I_c. The input current flowing into the emitter terminal must be higher than the base current and collector current to operate the transistor, therefore the output collector current is less than the input emitter current.

The current gain is generally equal or less than to unity for this type of configuration. The input and output signals are in-phase in this configuration. The <u>amplifier circuit</u> configuration of this type is called as non-inverting amplifier circuit. The construction of this configuration circuit is difficult because this type has high voltage gain values.

The input characteristics of this configuration are looks like characteristics of illuminated photo diode while the output characteristics represents a forward biased diode. This transistor configuration has high output impedance and low input impedance. This type of configuration has high resistance gain i.e. ratio of output resistance to input resistance is high. The voltage gain for this configuration of circuit is given below.

 $A_V = V_{out}/V_{in} = (I_C * R_L) / (I_E * R_{in})$

Current gain in common base configuration is given as

 α = Output current/Input current

 $\alpha = I_C/I_E$

The common base circuit is mainly used in single stage amplifier circuits, such as microphone pre amplifier or radio frequency amplifiers because of their high frequency response. The common base transistor circuit is given below.





PROCEDURE :

A). Input characteristics:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Now Switched *ON* the *RPS* and all the meters.
- 3). Kept the $V_{CB} = 0V$ by adjusted the V_{CC} .
- 4). Varied the supply voltage V_{EE} in steps of 0V, 0.5V, 1V, 2V, 5V, 10V, 15V, 20V, 25V, 30V and noted down the corresponding readings of V_{BE} and I_E the meters.
- 5). Kept the V_{EE} at 0V.
- 6). Repeated the same procedure from steps 4 to 5 for each time independently when $V_{CB} = 2V \& V_{CB} = 4V$ by varying the V_{CC} .
- 7). Now switched OFF the RPS and all the meters.
- 8). Took care that,
 - a). The values of V_{BE} when $V_{CB} = 2V$ are lesser than the values of V_{BE} when $V_{CB}=0V$ from 5threading onwards in the tabular column.
 - b). The values of V_{BE} when $V_{CB} = 4V$ are lesser than the values of V_{BE} when $V_{CB}=2V$ from 5threading onwards in the tabular column.
- 9). Plotted the graph between V_{BE} on X-axis and I_E on Y-axis.

Note: Do not vary the supply voltage V_{CC} unless V_{EE} is kept at 0 Volts.

10). We did the same experiment in multisim also, and noted down the corresponding values in tabular column (A).

B). Output characteristics:

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Now Switched *ON* the *RPS* and all the meters.
- 3). Kept the $I_E = 2mA$ by varying the supply voltage V_{EE}
- 4). Varied the supply voltage V_{CC} in steps 0V, 0.5V, 1V, 2V, 5V, 10V,15V, 20V, 25V, 30Vand noted down the corresponding readings of V_{CB} and I_Cmeters.
- 5). Now kept the V_{CC} at 0V.
- 6). Repeated the same procedure from steps 4 to 5 for each time independently when $I_E=4mA \& I_E=6mA$ by varying the V_{EE} .
- 7). Now switched OFF the RPS and allthe meters. 8). Took care that,
 - a). The values of V_{CB} when $I_E = 4mA$ are lesser than the values of V_{CB} when $I_E = 2mA$ from 5threading onwards in the tabular column.
 - b). The values of V_{CB} when $I_E = 6mA$ are lesser than the values of V_{CB} when $I_E = 4mA$ from 5threading onwards in the tabularcolumn.

- c). The values of I_C when $I_E = 4mA$ are greater than the values of I_C when $I_E = 2mA$ from 5threading onwards in the tabular column.
- d). The values of I_C when $I_E = 6mA$ are greater than the values of I_C when $I_E = 4mA$ from 5threading onwards in the tabular column.
- 9). Plotted the graph between V_{CB} on X-axis and I_C on Y-axis.

Note: Do not vary the supply voltage V_{EE} unless V_{CC} is kept at 0 Volts. 10). I did the same experiment in multisim also, and noted down the corresponding values in tabular column (B).

TABULAR COLUMNS :

A). Input Characteristics:

			Using	Hard	ware			Using Software						
SL. No.	V _{BB} (V)	V	_{CB} =0V	V _{CB} =	V _{CB} =2V V _{CB} =4V		V _{CE} =0V		V _{CE} =	2V	V _{CE} =4V			
		V _{BE} (V)	l _E (mA)	V _{BE} (V)	l _E (mA)	V _{BE} (V)	l _E (mA)	V _{BE} (V)	l _E (mA)	V _{BE} (V)	l _E (mA)	V _{BE} (V)	l _E (mA)	
1	0													
2	0.5													
3	1													
4	2													
5	5													
6	10													
7	15													
8	20													
9	25													
10	30													

				Using	Hardwa	re		Using Software						
SL.No.		I _E = 2	2mA	I _E = 4mA		I _E = 6mA			I _E = 2mA		I _E =	4mA	I _E = 6mA	
	V _{cc} (V)	V _{CB} (V)	l _c (mA)	V _{CB} (V)	l _c (mA)	V _{св} (V)	l _c (mA)		V _{CB} (V)	l _c (mA)	V _{CB} (V)	l _c (mA)	V _{CB} (V)	l _c (mA)
1	0													
2	0.5													
3	1													
4	2													
5	5													
6	10													
7	15													
8	20													
9	25													
10	30													

B). Output Characteristics :

EXPECTED GRAPHS :

A). Input Characteristics :



Figure: Measurement of h-parameters of input characteristics in CB configuration.

B). Output Characteristics :





PARAMETERS :

B). Common base (CB) configuration:

- 1). Inputimpedance $(\mathbf{h}_{ib}) = \Delta V_{BE} / \Delta I_{E=}$ = Here V_{CB} is constant. 2). Reverse voltage gain $(\mathbf{h}_{rb}) = \Delta V_{BE} / \Delta V_{CB}$ = Here I_E is constant.
- *Note :The above two parameters are calculated from input characteristics curve of CB configuration.*
- 3). Outputadmittance(h_{ob}) = $\Delta I_C / V_{CB}$ =Here I_E is constant.4). Forward current gain (h_{fb}) = $\Delta I_C / \Delta I_E$ =Here V_{CB} is constant.

Note : The above two parameters are calculated from output characteristics curve of CB configuration.

- 5). Forwardvoltagegain = $1 / h_{rb.} =$
- 6). Output resistance = $1 / h_{ob}$ =

RESULT:

The input and output characteristics of a transistor in Common Base configuration are studied

VIVA VOCE Questions:

- 1. Mention the characteristics of CB Amplifier.
- 2. Define alpha DC amplification factors of BJT.
- 3. Explain the transistor operation with the help of four regions.
- 4. Compare CB, CE, CC configurations of a transistor.
- 5. What is the need of biasing?
- 6. Define stability factor of transistor.
- 7. What are the advantages of using potential divider bias?
- 8. Why we use h-parameters to describe a transistor?
- 9. For Amplifier, Transistor operation which region?
- 10. Briefly explain reach through effect.

Date :

Exp. No.

UNI JUNCTION TRANSISTOR (UJT) CHARACTERISTICS

AIM :

1). To draw the volt ampere / static characteristics of UJT using Hardware as well as Multisim software 2). To determine the *Intrinsic stand of ratio* (η), *Peak current* (I_P), *Valley current* (I_V), *Peak voltage* (V_P), *Valley Voltage* (V_V)

APPARATUS :

1) 2) 3) 4) 5) 6)	Regulated Power Supply (RPS Voltmeters Ammeters Bread board Connecting wires System with multisim softward	S): : : : :	(0-30)V (0-10)V (0-20)mA	Dual Channel Analog Digital	DC Type DC Type	1 No. 1 No. 1 No. A few Nos. 1No.
CC 1). 2).	MPONENTS : UJT 2N2646 Resistors 1/2W	:	2.2KΩ			1No. 1No.

THEORY :

A Unijunction Transistor (UJT) is an electronic semiconductor device that has only one junction. It has three terminals an emitter (E) and two bases (B1 and B2). The base is formed by lightly doped n-type bar of silicon. Two ohmic contacts B1 and B2 are attached at its ends. The emitter is of p-type and it is heavily doped. The resistance between B1 and B2, when the emitter is opencircuit is called interbase resistance. The original UJT, is a simple device that is essentially a bar of N type semiconductor material into which P type material has been diffused somewhere along its length.

The UJT is biased with a positive voltage between the two bases. This causes a potential drop along the length of the device. When the emitter voltage is driven approximately one diode voltage above the voltage at the point where the P diffusion (emitter) is, current will begin to flow from the emitter into the base region. Because the base region is very lightly doped, the additional current (actually charges in the base region) causes (conductivity modulation) which reduces the resistance of the portion of the base between the emitter junction and the B2 terminal. This reduction in resistance means that the emitter junction is more forward biased, and so even more current is injected. Overall, the effect is a negative resistance at the emitter terminal. This is what makes the UJT useful, especially in simple oscillator circuits. When the emitter voltage reaches Vp, the current starts to increase and the emitter voltage starts to decrease.



Figure: Circuit diagram of Unijunction transistor characteristics.

PROCEDURE :

- 1). Connections are made as per the circuitdiagram.
- 2). Kept the V_{BB} at 4V by varying the V_{BB} i.e. Regulated PowerSupply(RPS).
- 3). By varied the V_{EE} I observed that in V_E at one certain peak (max.) point it is suddenly fallen and noted the two readings of V_{EE} , V_E , I_E at which the V_E is falling just from its maximum point & after the fallen, in the tableform-1.
- 4). Now Kept the V_{EE} at 0V.
- 5). Byvariedthe**V**_{EE}instepsi.e0V,2.6V, 2.7V,2.8V,2.9V,3.0V,5.5V, 5.6V,5.7V, 5.8V, 5.9V,6.0V, 6.2V, 6.4V, 10V, 20V, 30V I have noted down the corresponding readings of **V**_E, **I**_E into the tabular form-
- 6). Inserted the readings which are available in tabular form-1 into the tabular form-2 in ascendingorder.
- 7). After completed of taken the readings, kept the V_{EE} at 0V.
- 8). Now I have kept the V_{BB}at 8Volts by varying V_{BB}i.e. Regulated PowerSupply(RPS).
- 9). Repeat the same steps from 3 to 7.
- 10). After completed of taken the readings, kept the $V_{EE} \& V_{BB} at 0 V$.
- 11). Finally switched **OFF** the RPS and allmeters.
- 12). Plotted the graph by taken the Emitter current I_E on X axis and Emitter voltage V_E on Y- axis using the readings in tabular form 2.
- 13). Calculated the *Negative resistance* and *Intrinsic stand of ratio* from the graph, according to the formulas, which are given under the heading of **PARAMETERS**
- 14). We did the same experiment using multisim software , noted down the corresponding values in the tabular form 1&2.

÷

		Using Hardware						Using Software						
Heading	VBB	= 4 Vo	olts	V	V _{BB} = 8 Volts			VB	V _{BB} = 4 Volts			V _{BB} = 8 Volts		
	V _{EE} in volts	V _E in Volts	l in mA	V _{EE} in volts	V _E in Volts	l _⊧ in mA		V _{EE} in volts	V _E in Volts	l _∈ in mA	V _{EE} in volts	V _E in Volts	l in mA	
1. Just before														
the max point														
at which														
suddenly														
fallen inV _E														
2. Just after														
fallen														
from max.														
point in V E														

TABULAR FORM - 1:

EDC Lab's manual – Sep-2021 TABULAR FORM - 2 : UJT Cha.

Page | **59** off 128

		ι	Jsing Ha	ardware			UsingSoftware						
	VB	_B = 4 Vo	lts	VB	_B = 8 Vo	lts	V _{BB} = 4 Volts			VB	3 = 8 Vo	olts	
SI.No	V _{EE} in volts	V _E in Volts	l₌ in mA	V _{EE} in volts	V _E in Volts	l₌ in mA	V _{EE} in volts	V _E in Volts	l₌ in mA	V _{EE} in volts	V _E in Volts	l in mA	

EXPECTED GRAPH :

The following graph shows for Uni junction Transistor Characteristics.



PARAMETERS:

1. Negtive resistance =
$$\frac{\bigtriangleup V_{E1}}{\bigtriangleup I_E}$$
 When, V_{BB} is constant

2. Intrinsic stand off ratio
$$\eta = \frac{\bigtriangleup V_{E2}}{\bigtriangleup V_{BB}}$$
 When, I_E is constant

Note: The typical value of Intrinsicstand off ratio is 0.51 to 0.82

- 3. Peak current $I_P =$
- 4. Valley current $I_V =$
- 5. Peak Voltage V_P =
- 6. Valley Voltage V=

RESULT :

We have drawn the graph for volt ampere characteristics of Unijunction Transistor.

VIVA VOCE Questions:

- 1. What is UJT?
- 2. Which device used in relaxation oscillators?
- 3. UJT operating in which resistive region?
- 4. Mention the UJT Applications.
- 5. What is the intrinsic standoff ratio?
- 6. Mention typical value of intrinsic standoff ratio.
- 7. P-side Emitter in UJT is _____doped. (heavily or lightly)
- 8. When Emitter terminal of UJT is open then the resistance of the base terminal is ______ (very high or very low).
- 9. How many terminals are there in a UJT?
- 10. Which type of material is the channel

Date :

Exp. No.

VOLTAGE DIVIDER BIAS CIRCUIT USING BJT

AIM :

1). To design the Voltage divider bias circuit using BJT in Hardware and Multisim software.

APPARATUS :

1).	Regulated power supply (RPS)	:(0-30)V, 1A	Dual channel		 1 No.
2).	Ammeter	:(0-2000)µA	Digital	DC Type	 1 No.
		(0-20)mA	Digital	DC Type	 2 No.
3).	Digital Multi Meter (DMM)	:	Digital		 1 No.
4).	Bread Board	:			 1 No.
5).	Connecting wires	:			 A few Nos.
6).	System with Multisim software	:			 1 No.

COMPONENTS :

1).	Resistors1/2W	:	$100\Omega, 3.3$ K $\Omega, 10$ K $\Omega, 100$ K Ω	 Each 1 No.
2).	Bipolar Junction Transistor (BJT	'):	BC547-npn	 1 No.

THEORY :

Voltage divider bias is the most popular and used way to bias a transistor. It uses a few resistors to make sure that voltage is divided and distributed into the transistor at correct levels.

Voltage divider biasing is commonly used why? - Quora. Because Voltage divider biasing is betaindependent and hence is more stable than any other biasing. The temperature will have no effect on Qpoint. Also as Voltage divider biasing always operates in the Active region, it's more commonly used.

Another configuration that can provide high bias stability is voltage divider bias. Instead of using a negative supply off of the emitter resistor, like two-supply emitter bias, this configuration returns the emitter resistor to ground and raises the base voltage.

The resistors help to give complete control over the voltage and current that each region receives in the transistor. And the emitter resistor, RE, allows for stability of the gain of the transistor, despite fluctuations in the β values.

The disadvantage of using high value resistors in a voltage divider is it makes the output impedance higher and hence makes the output voltage more sensitive to loading. Lets run some approximate numbers. At audio frequencies we can regard a coaxial cable as a capacitor.

Voltage divider bias is the most popular and used way to bias a transistor. It uses a few resistors to make sure that voltage is divided and distributed into the transistor at correct levels. One resistor, the emitter resistor, RE also helps provide stability against variations in β that may exist from transistor to transistor.

Design : Design a voltage divider bias circuit using Si NPN transistor having $\beta = 360$, $V_{CC} = 10V$, $V_{CE} =$ 6V, $V_{BE} = 0.75$, $I_C = 1 \text{ mA}$

a).
$$I_{B}$$
 I_{E} & V_{E} :
 $I_{B} = \frac{I_{C}}{\beta} = \frac{1 \times 10^{-3}}{360} = 2.77 \mu A$
 $I_{E} = I_{B} + I_{C} = 2.77 \times 10^{-6} + 1 \times 10^{-3}$
 $= (0.00277+1) \times 10^{-3} = 1 m A$
 $\overline{I_{E}} = 1 m A$
 $V_{E} = \frac{V_{cc}}{100} = \frac{10}{100} = 0.1V$
b). R_{E} & R_{C} :
 $R_{E} = V_{E} / I_{E} = 0.1V / 1 \times 10^{-3}$
 $\overline{R_{E}} = 100 \square$
Apply KVL to collector circuit,
 $V_{cc} - I_{cR} - V_{ce} - V_{E} = 0$
 $R_{c} = \frac{V_{cc} - V_{ce}}{10} = \frac{10 - 6 - 0.1}{1 \times 10^{-3}}$
 $\overline{R_{c}} = 3.9K \square \square 3.3K \square$
C). R_{1} & R_{2} :
 $V_{B} = V_{E} + V_{BE} = 0.1V + 0.7V = 0.8V$
 $I_{R_{1}} = I + I_{B}$ $I_{R_{2}} = I$
 $I = 30I_{B} = 30 \times 2.77 \times 10^{-6} = 83.1 \mu A$
 $R_{2} = V_{B} / I = 0.8/83 \times 10^{-6}$
 $\overline{R_{2}} = 9.63K \square \square 210K \square$
 $R_{2} = 9.63K \square 10K \square$
 $R_{2} = 0.63K \square 10K \square$

CIRCUIT DIAGRAM:

TABULAR COLUMN :



SI. No	V _{cc} (V)	V _{BE} (V)		V _{CE} (V)		I _c (mA)		I _E (mA)		I _Β (μΑ)	
		T. Val ue	P. Val ue	T Val ue	P. Va lue	T. Val ue	P. Val ue	T. Val ue	P. Val ue	T. Val ue	P. Val ue
1	10	0.75		6		1		1		3	

Using Multisim

SI. No	V _{cc} (V)	V _{BE} (V)		V _{CE} (V)		I _c (mA)		I _€ (mA)		I _Β (μΑ)	
		T. Val ue	P. Val ue	T Val ue	P. Va lue	T. Val ue	P. Val ue	T. Val ue	P. Val ue	T. Val ue	P. Val ue
1	10	0.75		6		1		1		3	

Figure: Circuit for Voltage divider bias using BJT

PROCEDURE :

- 1). Connected the circuit as per shown in the circuit diagram.
- 2). Kept the RPS at 10V as V_{CC}
- 3). Noted down the corresponding values in the tabular column which are shown in meters.
- 4). By Compared the theoretical and practical values both are same approximately .
- 5). Kept the RPS at 0V and switched off all the meters.

6). Repeated the same procedure in Multisim software also, and noted down the the corresponding values in the tabular column

RESULT:

Designed the voltage divider bias circuit using the BJT in Hardware as well as in Multisim software.

VIVA VOICE Questions:

- 1. What is need for biasing?
- 2. Define stability factor of transistor.
- 3. What are the advantages of using potential divider bias?
- 4. What is the difference between bias compensation and stabilization?
- 5. List out the Biasing Techniques.
- 6. Alternative names of Voltage Divider Bias?
- 7. Applications of Voltage Divider Bias?
- 8. How much value of Stability factor for Voltage Divider Bias?
- 9. What is the Thevenin's Theorem?
- 10. Compare Self Bias with Fixed Bias, Collector to base bias.

Date :

Exp. No. 10 VOLTAGE DIVIDER BIAS CIRCUIT USING JFET

AIM :

1). To design the Voltage divider bias circuit using JFET in Hardware and Multisim software.

APPARATUS:

1).	Regulated power supply (RPS)	:(0-30)V, 1A	Dual channel		 1 No.
2).	Ammeter	:(0-20)mA	Digital	DC Type	 1 No.
3).	Digital Multi Meter (DMM)	:	Digital		 1 No.
4).	Bread Board	:			 1 No.
5).	Connecting wires	:			 A few Nos.
6).	System with Multisim software	:			 1 No.
CO	MPONENTS :				
1).	Resistors1/2W	:	1.8KΩ, 100Ks	Ω	 Each 1 No.
		:	2.2KΩ		 2 No.
2).	Junction Field Effect Transistor	(JFET) :	BF W11		 1 No.

THEORY :

Two series connected resistors form a voltage divider circuit. ... In this way, the applied drain voltage is **utilized to get** the gate terminal voltage. A resistance is inserted into source terminal in series. The device current flows through the resistance and causes a voltage

The JFET Amplifier

Just like the bipolar junction transistor, JFET's can be used to make single stage class A amplifier circuits with the JFET common source amplifier and characteristics being very similar to the BJT common emitter circuit. The main advantage JFET amplifiers have over BJT amplifiers is their high input impedance which is controlled by the Gate biasing resistive network formed by R1 and R2 as shown.

Biasing of JFET Amplifier

$V_{\rm S} = I_{\rm D} R_{\rm S} = \frac{V_{\rm DD}}{4}$	+V _{DD}
$V_{g} = V_{g} - V_{gg}$	$R1 \neq R_{D} \neq I_{D}$
$V_{G} = \left(\frac{R2}{R1 + R2}\right) V_{DD}$	Vin V _G
$I_{D} = \frac{V_{S}}{R_{S}} = \frac{V_{G} - V_{GS}}{R_{S}}$	R2 Rs Is Bia sing = Network

This common source (CS) amplifier circuit is biased in class "A" mode by the voltage divider network formed by resistors R1 and R2. The voltage across the Source resistor R_S is generally set to be about one quarter of V_{DD} , (V_{DD} /4) but can be any reasonable value.

The required Gate voltage can then be calculated from this R_S value. Since the Gate current is zero, ($I_G = 0$) we can set the required DC quiescent voltage by the proper selection of resistors R1 and R2.

The control of the Drain current by a negative Gate potential makes the **Junction Field Effect**

Transistor useful as a switch and it is essential that the Gate voltage is never positive for an N-channel JFET as the channel current will flow to the Gate and not the Drain resulting in damage to the JFET. The principals of operation for a P-channel JFET are the same as for the N-channel JFET, except that the polarity of the voltages need to be reversed.

In the next tutorial about **Transistors**, we will look at another type of Field Effect Transistor called a *MOSFET* whose Gate connection is completely isolated from the main current carrying channel.

Design : Design a N channel BFW11 JFET circuit which is provided by Voltage divider bias as per following data

 $V_{DD}=10V,\ \ V_{DS}=8V,\ \ V_P=-6V\ ,\ I_D=1\ mA,\ \ I_{DSS}=10\ mA.$ This is the data sheet of BF W11 JFET.

$$I_{D} = I_{DSS} \left[1 - \frac{V_{gs}}{V_{p}} \right]^{2}$$

$$1 \times 10^{-3} = 10 \times 10^{-3} \left[\frac{-(6 + V_{gs})}{-6} \right]^{2}$$

$$\frac{1 \times 10^{-3}}{1 \times 10^{-3}} = \frac{(6 + V_{gs})}{36}^{2}$$

$$0.1 \times 36 = (6 + V_{gs})^{2}$$

$$(6 + V_{gs})^{2} \text{ Is in the form of } (a + b)^{2}$$
so it can written as $(a^{2} + b^{2} + 2ab)$

$$3.6 = 36 + V_{gs}^{2} + 12V_{gs}$$

$$1V_{gs}^{2} + 12V_{gs} + 32.4 = 0$$

The above equation in the form of ax²+bx+c=0 So, a=1, b=12, c=32.4 the roots of this equation can find by using the following formula,

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$V_{gs} = \frac{-12 \pm \sqrt{(12)^2 - 4 \times 1 \times 32.4}}{2 \times 1}$$

$$= \frac{-12 + 3.79}{2} = -4.105$$

$$= -12 - 3.79 = -7.895$$

$$V_{gs} = -4.105 \text{ OR } -7.895$$
As per problem, $V_{DS} = 8V$. If we
Would like to operate JFET in
Saturation region, then then the
Following condition should satisfy,
$$V_{DS} > V_{gs} = -V_P \& V_{DS} \text{ should } +ve \text{ value.}$$

So we substituted -4.105 & 6 in the form V_{DS} >Vgs - V_P , 8 > -4.105-(-6) 8 > +1.895V Now we substituted -7.895& 6 in the form V_{DS}>Vgs- V_P, 8 > -7.895-(-6) 8 > -1.895V So here the V_{gs} = -4.105 $\frac{R_{D} = \frac{V_{DD} - V_{DS}}{I_{D}} = \frac{10.8}{1 \times 10^{-3}} = 2 \text{ K_{-}0.}$ Choose R_D = 2.2K $V_S = I_D R_S$ $1.8 = 1 \times 10^{-3} \times R_{\rm S}$ $R_{\rm S} = \frac{1.8}{1 \times 10^{-3}} = 1.8 \text{K}_{-0}.$ $R_{s} = 1.8 K_{-}0.1$ $V_{GG} = \frac{R_2}{R_1 + R_2} \times V_{DD}$ $0.215 = \frac{R_2}{102.2 \times 10^3} \times 10$ $R_2 = \frac{0.215 \times 102.2 \times 10^3}{10} = 2.2 \text{ K}_{-}0.$ Choose R₂ = 2.2 K _0_ As per problem R₁+R₂=102.2K $R_1 = R_2 - 2.2 \text{ K} = 100 \text{ K}_0$ Choose $R_1 = 100 K_{-}0_{-}$

CIRCUIT DIAGRAM:



Fig : Circuit diagram for Voltage divider bias using JFET

PROCEDURE:

- 1). Connected the circuit as per shown in the circuit diagram.
- 2). Kept the RPS at 10V as V_{DD}
- 3). Noted down the corresponding values in the tabular column which are shown in meters.
- 4). By Compared the theoretical and practical values both are same approximately .
- 5). Kept the RPS at 0V and switched off all the meters.

6). Repeated the same procedure in Multisim software also, and noted down the the corresponding values in the tabular column

TABULAR COLUMN :

Using Hardware :

SI. No	V _{DD} (V)	V _{DS} (V)		V _{GG} (V)		١	/ _{GS} (V)	I _D (mA)		
		T. Value	P. Value	T. Value	P. Value	T. Value	P. Value	T. Value	P. Value	
1	10	8		0.215				1		

Using Multisim software :

SI. No	V _{DD} (V)	V _{DS} (V)		V _{GG} (V)		١	/ _{GS} (V)	I _D (mA)		
		T. Value	P. Value	T. Value	P. Value	T. Value	P. Value	T. Value	P. Value	
1	10	8		0.215				1		

RESULT:

Designed the voltage divider bias circuit using the JFET in Hardware as well as in Multisim software.

VIVA VOCE Questions:

- 1. What is need for biasing?
- 2. Define stability factor of transistor.
- 3. What are the advantages of using potential divider bias?
- 4. Compare voltage divide bias for BJT and FET.
- 5. List out the Biasing Techniques.
- 6. Alternative names of Voltage Divider Bias?
- 7. Applications of Voltage Divider Bias?
- 8. How much value of Stability factor for Voltage Divider Bias?
- 9. What is the Thevenin's Theorem?
- 10. Compare Self Bias with Fixed Bias, Collector to base bias.
Date :

Exp. No.

BJT AS A SWITCH

AIM :

To design the Switch with self bias using BJT.

APPARATUS :

Regulated power supply (RPS)	:(0-30)V, 1A	Dual channel			1 No.
Ammeter	:(0-2000)µA	Digital	DC Type		1 No.
	:(0-20)mA	Digital	DC Type		1 No.
Digital Multi Meter (DMM)	:	Digital			1 No.
Bread Board	:				1 No.
Connecting wires	:				A few Nos.
System with Multisim software	:				1 No.
MPONENTS :					
Resistors1/2W	:	1ΚΩ, 400ΚΩ,	, 1 MΩ		Each 1 No.
Bipolar Junction Transistor (BJT) :	BC547-npn			1 No.
Buzzer	:				1 No.
	Regulated power supply (RPS) Ammeter Digital Multi Meter (DMM) Bread Board Connecting wires System with Multisim software MPONENTS : Resistors1/2W Bipolar Junction Transistor (BJT Buzzer	Regulated power supply (RPS):(0-30)V, 1AAmmeter:(0-2000)µADigital Multi Meter (DMM):Bread Board:Connecting wires:System with Multisim software:PMPONENTS ::Resistors1/2W:Bipolar Junction Transistor (BJT):Buzzer:	Regulated power supply (RPS):(0-30)V, 1ADual channelAmmeter:(0-2000)μADigitalDigital Multi Meter (DMM):DigitalBread Board:DigitalConnecting wires:·System with Multisim software:PMPONENTS ::Resistors1/2W:1KΩ, 400KΩ,Bipolar Junction Transistor (BJT):BC547-npnBuzzer::	Regulated power supply (RPS):(0-30)V, 1ADual channelAmmeter:(0-2000) μ ADigitalDC Type:(0-20)mADigitalDC TypeDigital Multi Meter (DMM):DigitalBread Board:UigitalConnecting wires:System with Multisim software:Resistors1/2W:Resistors1/2W:Bipolar Junction Transistor (BJT):Buzzer:	Regulated power supply (RPS): $(0-30)V$, 1ADual channelAmmeter: $(0-200)\mu$ ADigitalDC Type: $(0-20)mA$ DigitalDC TypeDigital Multi Meter (DMM):DigitalDC TypeBread Board:·DigitalConnecting wires:·System with Multisim software:· MPONENTS : :IKQ, 400KQ, 1MQBipolar Junction Transistor (BJT):BC547-npnBuzzer::·

THEORY:

Bipolar junction transistor (BJT) has three terminals and two junctions. The function of the transistor is to amplify the signal. The three terminals of BJT are base, emitter and collector. BJT is either a PNP transistor or NPN transistor based on the doping type of the three terminals. Using the transistor as a switch is the simplest application of transistors.

How does a BJT act as a switch? A <u>transistor</u> has three modes: active region, cut off region and the saturation region. The transistor acts as a switch in the cut-off mode and the saturation mode. The transistor is fully off in the cutoff region and fully on the saturation region. A transistor can also be used as a switch since a small electric current flowing through one part of it can cause larger current flow through the other part of the transistor.

Design : Design a suitable circuit for switch using BJT, to ON buzzer. The data sheet of Buzzer is given below,

 $V_{CCmax} = 12V, \ I_C = 4mA, \ V_{BE} = 0.75V, \ \beta \ or \ h_{FE} = 360.$



PROCEDURE :

- 1). Connected the circuit as per shown in the circuit diagram.
- 2). Kept the RPS at 12V as V_{CC} .
- 3). Kept $R_B = 1K\Omega$ and noted down the corresponding values in the tabular column.
- 4). Repeated the above procedure from step 2 to step 3 for $R_B = 400 K\Omega$ and $1M\Omega$.
- 5). Observed that, at $R_B = 1K\Omega$ and $400K\Omega$ the BJT is biased why because the $V_{BE} >= 0.75V$ and the I_C value is more at $R_B = 1K\Omega$ as compared to $R_B = 400K\Omega$. At these two conditions the Buzzer is switched ON.
- 6). But BJT didn't bias at $R_B = 1M\Omega$ why because the $V_{BE} < 0.75V$ and $I_C = 1.53$ mA. This current would not sufficient to switched ON the Buzzer.
- 7). Repeated the same procedure in Multisim software also, and noted down the the corresponding values in the tabular column

TABULAR COLUMN :

		Using Hardware					Usin	g Softwa	are		
SI.No.	R _B in Ω	V _{BE} in Volts	V _{CE} in Volts	I _c in Volts	l _E in Volts	I _B in Volts	V _{BE} in Volts	V _{CE} in Volts	l _c in Volts	I _E in Volts	I _B in Volts
01	1ΚΩ										
02	400ΚΩ										
03	1ΜΩ										

RESULT :

I have designed the Switch with self bias using BJT.

VIVA VOCE Questions:

1. In which Region Transistor act as Switch? (Active or saturation or cut-off)

2. When Base current is zero, Then Transistor act as _____(Switch off or switch on).

- 3. What is Early effect in BJT?
- 4. Compare BJT switch and FET switch.
- 5. Explain the transistor operation with the help of four regions.
- 6. What is the Cut- In-Voltage of Transistor?
- 7. Classification of Transistors.
- 8. Mention the Transistor applications.
- 9. What is the importance of biasing in Transistors?
- 10. Compare CB,CE, CC configurations of a transistor.

Date :



BJT - COMMON EMITTER (CE) AMPLIFIER

AIM :

- 1). To obtain the frequency response of *Common Emitter amplifier*.
- 2). To calculate the band width of this amplifier.

APPARATUS :

1).	Function generator(<i>FG</i>)			1 No.
2).	Cathode Ray Oscilloscope(CRO)			1 No.
3).	Regulated Power Supply (<i>RPS</i>) :	(0-30)V, 1A	Dual channel	1 No.
4).	Probes			1 No.
5).	Bread board			1 No.
6).	Connecting wires :			A few Nos.

COMPONENTS:

1). Transistor BC 547

2)	Carbon fix	ed resistors	a).	100Ω, ½W		1	No.
	b).	$3.3 \mathrm{K}\Omega$, $\frac{1}{2} \mathrm{W}$			1 No.		
	c).	$10 \text{ K}\Omega, \frac{1}{2}\text{W}$			1 No.		
	d).	$100~\text{K}\Omega$, $^{1\!\!/_2}W$			1 No.		
3).	Capacitors	a). 22µF			2 No.		
	b).	33µF			1 No.		

THEORY :

This is one among the three configurations of these terminals. This configuration is the most widely preferred one because it has both current and the voltage gains which produces the high power gain value. When it operates in between cut-off and the region of saturation the transistor is said to be working as switch. In order to make function as <u>amplifier</u> it must be operating in the region that is active.

A transistor in which the emitter terminal is made common for both the input and the output circuit connections is known as common emitter configuration. When this configuration is provided with the supply of the alternating current (AC) and operated in between the both positive and the negative halves of the cycle in order to generate the specific output signal is known as **common emitter amplifier**.

In this type of configuration the input is applied at the terminal base and the considered output is to be collected across the terminal collector. By keeping emitter terminal is common in both the cases of input as well as output.

Working of Common Emitter Amplifier

Let us considered a CE circuit is provided with the divider circuit of the voltage such that it is provided with the two resistors connected at the input side. In this type of configuration the base is considered to be the input terminal whereas the collector is for collecting the output.

Other than this there are various electronic components are to be included in this circuit. One is the resistor R1 that is the one to make the transistor to function in the forward biasing mode. The R2 is responsible to make the biasing possible. There is the load resistor and the resistor that is connected at the emitter so that it controls the stability related to thermal issue. The resistors R1 and R2 connected across the

EDC Lab's Manual – Sep-202	1 CE Ample	r. Page 78 off	128

terminal base as it is the input side. The load resistor is connected at the output side that is across the collector terminal.

There are capacitors as well in the circuit. The <u>capacitor</u> C1 is at the input side and the capacitor C2 is connected across the emitter resistor. The C1 capacitor is responsible to separate the value of the AC signals from that of DC signals. There exists the inverse relation between the R1 resistor and the biasing.

As R2 tends to increase the biasing tends to increase and vice-versa. Hence this is the reason it is known as CE amplifier.

CIRCUIT DIAGRAM:



Figure: Circuit diagram of Common Emitter(CE) amplifier.

PROCEDURE :

- 1). Connected the circuit as per the circuit diagram.
- 2). Removed the probe of *CRO* from output (O/P) side and connected it at input (I/P) side to set the input signal i.e. sine wave having the value of $20 \text{mV}_{\text{p-p}}\&1 \text{KHz}$.
- 3). Then switched ON the *function generator* and *CRO*; but don't switched ON the *RPS*.
- 4). Now Kept the *AC/GND/DC* switch is at *AC* position.
- 5). Now applied the input signal i.e. sine wave by pressing the sine wave function key in the *function generator*.
- 6). Initially kept the 1KHz. frequency by varying the frequency control in the *function generator*.
- 7). Now applied the peak to peak amplitude of a sine wave is of 20mV_{p-p} by varying the amplitude control in the *function generator* through observing in the *CRO*.
- 8). Kept this value of input signal as constant up to the completion of the experiment Otherwise the wrong output would occurred.
- 9) Then removed the probe of *CRO* from the input side and connected it across the output side.
- 10). Now switched ON the *RPS* and set the 10V in it i.e. $V_{CC} = 10V$.
- Varied the different frequency steps of 5Hz, 10Hz, 20Hz, 50Hz, 100Hz, 500Hz, 1KHz,10KHz, 20KHz, 50KHz, 100KHz, 200KHz, 400KHz, 500KHz, 800KHz, 1MHz. by adjusted the frequency control in the *function generator* and noted down the corresponding values of output signal i.e. peak to peak amplitude (voltage) of sine wave by observing in the *CRO*.
- 12). Now switched OFF the *RPS*, *function generator* and *CRO*.

- 13). Then calculated the *voltage gain* $A_V = V_O/V_i \& gain in dB = 20 log 10(A_V)$ and noted down the values in the specified columns of the tabular column.
- 14). Plotted the graphs (frequency response curves) as per below,
 - a). frequency on X-axis & gain in dB on Y-axis.
 - b). frequency on X-axis & voltage gain on Y-axis.
- 15) Calculated the *band width* from the above two (frequency response curves) graphs by using the formula $f_2 f_1$ which is given under the heading of *parameters*.

TABULAR COLUMNS:

	Input	Input Voltage (V _i) = $20mV / 0.02V$ for all readings either in Software or										
	Hardware											
		Soft	ware			Hai	rdware					
Sl. No.	Freq- uency In Hz/KHz	Output Voltage (V ₀) In Volts.	Voltage gain A _V = V ₀ /V _i	Gain in dB = 20log10(Freq- uency In Hz/KH	Output Voltage (V ₀) In Volts.	Voltage gain A _V = V _o /V _i	$Gain in dB = 20log_{10}(Ay)$				
1	20 Hz.	0.4	20	26.02	20 Hz.	0.3	15	2352				
2	100 Hz.	0.8	40	32.04	100 Hz.	0.7	35	30.88				
3	200 Hz.	1	50	33.97	200 Hz.	0.9	45	33.06				
4	1 KHz.	1	50	33.97	1 KHz.	0.9	45	33.06				
5	200KHz.	1.4	70	36.90	200KHz.	1.3	65	36.25				
6	400KHz.	3.4	170	44.6	400KHz.	4.0	200	46.02				
7	600KHz.	4	200	41.02	600KHz.	4.0	200	46.02				
8	800KHz.	4.2	210	46.44	800KHz.	4.0	200	46.02				
9	1 MHz.	4.2	210	46.44	1 MHz.	2	100	40.00				
10	100 MHz	4.2	210	46.44	100 MHz							
11	500MHz.	3.7	185	45.34	500MHz.							

EXPECTEDGRAPHS:

A). Frequency response curve for For frequency verses gain in dB.



B). Frequency response curve for For frequency verses voltage gain.



CE Amplr.

PARAMETERS :

- 1). Band width of frequency response curve for frequency verses gain in dB.
- $= f_2 f_1 =$ 2) Band width of frequency response curve for frequency verses voltage gain $= f_2 - f_1 =$

RESULT:

We have obtained the frequency response curves of Common Emitter Amplifier (CE) for frequency verses gain in dB & frequency verses voltage gain and calculated the band width of both of them. The band width values are given below,

- 1). Band width of frequency response curve for frequency verses gain in dB. =
- 2) Band width of frequency response curve for frequency verses voltage gain =

VIVA VOCE Questions:

- 1. Define beta DC amplification factors of BJT.
- 2. Briefly explain reach through effect.
- 3. Explain the transistor operation with the help of four regions.
- 4. Compare CB,CE, CC configurations of a transistor.
- 5. What is the need of biasing?
- 6. Define stability factor of transistor.
- 7. What are the advantages of using potential divider bias?
- 8. Why we use h-parameters to describe a transistor?
- 9. Mention the characteristics of CE Amplifier.
- 10. For Amplifier, Transistor operation which region?

Exp. No.	HALF WAVE RECTIFIER	Date :
	(Beyond the Syllabus)	

AIM :

- 1). To study the characteristics of *Half wave rectifier with and without filter*.
- 2). To obtain the ripple factor and percentage of regulation of this same.

APPARATUS:

1). Voltmeter :	(0-20)V	Digital / Anal	og DO	С Туре		1 No
2). Ammeters :	(0-500)mA	Digital / Anal	og DO	С Туре		1 No.
3). Digital Multi Meter (DMM)						1 No.
4). Decade Resistance Box (DRB)						1 No.
5). Cathode Ray Oscilloscope (CRC))					1 No.
6). Probes					2	2 No.
7). Bread board						1 No.
8). Connecting wires :						A few Nos
COMPONENTS :						
1). PN Diode 1N4007						1 No.
2). Electrolytic capacitor (Filter)	i). 10	0μF, 25V				1 No.
ii). 1000µF,25V			1No.			
3). Centre tapped step down transfo	rmer 12-0-1	12V, 500mA				1 No.

THEORY:

A simple Half Wave Rectifier is nothing more than a single pn junction diode connected in series to the load resistor. As you know a diode is to electric current like a one-way valve is to water, it allows electric current to flow in only one direction. This property of the diode is very useful in creating simple rectifiers which are used to convert AC to DC.

When a single rectifier diode unit is placed in series with the load across an ac supply, it converts alternating voltage into a uni-directional pulsating voltage, using one-half cycle of the applied voltage, the other half cycle being suppressed because it conducts only in one direction. Unless there is an inductance or battery in the circuit, the current will be zero, therefore, for half the time. This is called half-wave rectification. As already discussed, a diode is an electronic device consisting of two elements known as cathode and anode. Since in a diode electrons can flow in one direction only *i.e.* from the cathode to anode, the diode provides the unilateral conduction necessary for rectification. This is true for diodes of all typesvacuum, gas-filled, crystal or semiconductor, metallic (copper oxide and selenium types) diodes. Semiconductor diodes, because of their inherent advantages are usually used as a rectifying device. However, for very high voltages, vacuum diodes may be employed.

Applications :

- 1. They are used for signal demodulation purpose
- 3. They are used for signal peak applications

Disadvantages :

- 1. Power loss
- 2. Low output voltage
- 3. The output contains a lot of ripples

2. They are used for rectification applications

CIRCUIT DIAGRAMS:

A).Half wave rectifier without Filter :



Figure: Circuit diagram of Half wave rectifier without filter.

B). Half wave rectifier with 100µF&1000µF Filter (Capacitor) :



Figure: Circuit diagram of Half wave rectifier with filter using 100µF & 1000µF capacitors.

PROCEDURE :

A). Half wave rectifier without Filter :

- 1). Connected the circuit as shown in the circuit diagram.
- 2). Connected the channell's probe of CRO across the secondary winding and channel2's probe of CRO across the output (DMM) side (as per shown in the circuit) to observe the input sine wave form and output signal respectively.
- 3). Removed the Decade resistance box (DRB) i.e. load resistance(R_L) from the circuit.
- 4). Then switched ON the transformer, and all the meters in the circuit, but don't switched ON the CRO.
- 5). Noted down the No load DC voltage(V_{NL}) in the given specified tabular form from the DMM.
- 6). After that kept the 100Ω resistance value in the DRB.
- 7). Now reconnected the DRB to the circuit.

- 8). Varied the DRB in steps of 100Ω, 200Ω, 400Ω, 600Ω,800Ω,1KΩ, 2KΩ, 4KΩ, 6KΩ, 8KΩ, 10KΩ, 30K Ω , 50K Ω , 70K Ω and 90K Ω and noted down the values of DC Current (I_{dc}), DC voltage(V_{dc}), AC voltage(V_{AC}) from the corresponding meters.
- 9). Took care about that DRB always is not at 0Ω resistance value while taking the readings otherwise components and instruments connected in the circuit may get damage.
- 10). Now kept the DRB at standard resistance value of $1K\Omega$.
- 11). Then switched ON the CRO.
- 12). Kept the AC/GND/DC switch of channel1 is at AC position and channel2 is at DC position.
- 13). Now kept the *channel position* switch of CRO is at dual mode.
- 14). Plotted the input sine wave (which is at secondary side & available in channel1) and output signal (which is across DMM & available in channel2) on single graph sheet by observing in the CRO.
- 15). Now switched OFF the transformer, CRO and all the meters in the circuit.
- 16). Calculated the ripple factor(RF) and % of load regulation by using the for given below,

$$RF = V_{ac} / V_{dc}$$
 and % of load regulation $= \left[\frac{V_{NL} - V_L}{V_L}\right] \times 100$

- 17). Plotted the graphs as per below,
 - a). DC current (I_{dc}) on X-axis and Ripple factor(RF) on Y-axis.
 - b). DC current (I_{dc}) on X-axis and % of regulation Y-axis.
- 18). We did the same in the Multisim software and noted down the corresponding values in the tabular column.
- 19). We compared the Hardware & Software values.

B). Half wave rectifier with 100µF&1000µF Filter (Capacitor):

- 1). Connected the circuit by using 100µF filter (capacitor) as shown in the circuit diagrams.
- Connected the channell's probe of CRO across the secondary winding and channel2's probe of CRO 2). across the output (DMM) side (as per shown in the circuit) to observe the input sine wave form and output signal respectively.
- Removed the Decade resistance box (DRB) i.e. load resistance(R_L) from the circuit. 3).
- Then switched ON the transformer, and all the meters in the circuit. 4).
- But don't switched ON the CRO. 5).
- Noted down the No load DC voltage(V_{NL}) in the given specified tabular form from the DMM. 6).
- After that kept the 100Ω resistance value in the DRB. 7).
- Now reconnected the DRB to the circuit. 8).
- 9). Varied the DRB in steps of 100Ω , 200Ω , 400Ω , 600Ω , 800Ω , $1K\Omega$, $2K\Omega$, $4K\Omega$, $6K\Omega$ 8K\Omega, $10K\Omega$, 30K Ω , 50K Ω , 70K Ω and 90K Ω and noted down the values of DC Current (I_{dc}), DC voltage(V_{dc}), AC voltage(V_{AC}) from the corresponding meters.
- 10). Took care about that DRB always is not at 0Ω resistance value while taking the readings otherwise components and instruments connected in the circuit may get damage.
- 11). Now kept the DRB at standard resistance value of $1K\Omega$.
- 12). Then switched ON the CRO.
- 13). Kept the AC/GND/DC switch of channel1 is at AC position and channel2 is at DC position.
- 14). Now kept the *channel position* switch of CRO is at dual mode.
- 15). Plotted the input sine wave (which is at secondary side & available in channel1) and output signal (which is across DMM & available in channel2) on single graph sheet by observing in the CRO.
- 16). Now switched OFF the transformer, CRO and all the meters in the circuit.
- 17). Then disconnected the 100μ F capacitor and reconnect the 1000μ F in the same place.
- 18). Repeated the same procedure from step 3 To step 15.

19). Calculated the ripple factor(RF) and % of load regulation for 100µF and 1000µF by using the formulas given below,

$$RF = V_{ac} / V_{dc}$$
 and % of load regulation $= \left[\frac{V_{NL} - V_L}{V_L} \right] \times 100$

- 20). Drawn the following 4 graphs for each time when 100µF and 1000µF capacitors are connected, (It means 4 graphs when 100μ F and another 4 graphs when 1000μ F capacitors are connected).
 - a). DC current (I_{dc}) on X-axis and Ripple factor(RF) on Y-axis.
 - b). DC current (I_{dc}) on X-axis and % of regulation Y-axis.
 - c). Load resistance(R_L) on X-axis and Ripple Factor (RF) on Y-axis.
 - d). Load resistance(R_L) on X-axis and % of Load regulation (RF) on Y-axis.
- We did the same in the Multisim software and noted down the corresponding values in the tabular 21) column.
- 22 We compared the Hardware & Software values.

TABULAR COLOUMNS:

A). Half wave rectifier without Filter using Software :

	No Lo	No Load dc voltage $(V_{NL}) =$ In volts				
Sl. No.	Load Resistance R _L Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) in Volts.	AC voltage (Vac) in Volts.	$\begin{array}{l} \textbf{Ripple} \\ \textbf{Factor} (\textbf{R}_{F}) = \\ \textbf{V}_{ac}/\textbf{V}_{dc} \end{array}$	% Of Regulation $= \left[\frac{V_{NL} \cdot V_{L}}{V_{L}}\right] \times 100$
1.	100Ω					
2.	500Ω					
3.	1ΚΩ					
4.	20ΚΩ					
5.	40ΚΩ					
6.	60ΚΩ					
7.	80ΚΩ					
8.	90ΚΩ					

B). Half wave rectifier without Filter using Hardware :

	No Lo	ad dc voltag	$e(V_{\rm NL}) =$	In vo	olts	
Sl. No.	Load Resistance R _L Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) in Volts.	AC voltage (V _{ac}) in Volts.	$\begin{array}{c} \textbf{Ripple} \\ \textbf{Factor} \left(\textbf{R}_{F} \right) = \\ \textbf{V}_{ac} / \textbf{V}_{dc} \end{array}$	% Of Regulation $= \left[\frac{V_{\text{NL}} \cdot V_{\text{L}}}{V_{\text{L}}}\right] \times 100$
1.	100Ω					
2.	500Ω					
3.	1ΚΩ					
4.	20ΚΩ					
5.	40ΚΩ					
6.	60ΚΩ					
7.	80ΚΩ					

C). Half wave rectifier with 100µF capacitor filter using Software :

		No Lo	ad dc voltage	$e(V_{\rm NL}) = $	In volts.		
Sl. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) InVolts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$	Practical Ripple Factor(R _F) =V _{ac} /V _{dc}	% Of Regulation = $\left[\frac{V_{NL}-V_L}{V_L}\right] \times 100$
1.	100Ω						
2.	500Ω						
3.	1ΚΩ						
4.	20ΚΩ						
5.	40ΚΩ						
6.	60KΩ						
7.	80ΚΩ						
8.	90KΩ						

D). Half wave rectifier with 100 μ F capacitor filter using Hardware :

	No Load dc voltage $(V_{NL}) = $ In volts.									
Sl. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) InVolts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$	Practical RippleFactor (R _F)=V _{ac} /V _{dc}	% Of Regulation = $\left[\frac{V_{NL}-V_L}{V_L}\right] \times 100$			
1.	100Ω									
2.	500Ω									
3.	1ΚΩ									
4.	20ΚΩ									
5.	40ΚΩ									
6.	60ΚΩ									
7.	80ΚΩ									
8.	90KΩ									

E). Half wave rectifier with 1000µF capacitor filter using Software :

	No Load dc voltage (V_{NL}) = _				In volts.		
Sl. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) InVolts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$	Practical Ripple Factor(R _F) =V _{ac} /V _{dc}	% Of Regulation = $\left[\frac{V_{\text{NL}} \cdot V_{\text{L}}}{V_{\text{L}}}\right] \times 100$
1.	100Ω						
2.	500Ω						
3.	1ΚΩ						
4.	20ΚΩ						
5.	40ΚΩ						
6.	60ΚΩ						
7.	80ΚΩ						
8.	90KΩ						

F). Half wave rectifier with 1000µF capacitor filter using Hardware :

			No Load dc	voltage (V	V _{NL}) = I	n volts.	
Sl. No.	Load Resistance (R _L) In Ω/KΩ	DC current (I _{dc}) in mA.	DC voltage (V _{dc} / V _L) InVolts.	AC voltage (V _{ac}) in Volts.	Theoretical Ripple Factor (R _F) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$	Practical RippleFactor (R _F)=V _{ac} /V _{dc}	% Of Regulation = $\left[\frac{V_{NL}-V_L}{V_L}\right] \times 100$
1.	100Ω						
2.	500Ω						
3.	1ΚΩ						
4.	20ΚΩ						
5.	40ΚΩ						
6.	60ΚΩ						
7.	80ΚΩ						
8.	90KΩ						

EXPECTED WAVEFORMS (Half wave rectifier) :

A). Without Filter :



Filter at RL=1KA

B). With 100 μ F Filter (capacitor), at R_L=1K Ω :



Figure: Input & output waveform for Half wave rectifier when 100 μ F filter(capacitor) is connected at $~R_L{=}1~K~\Omega_{-}$

EXPECTED GRAPHS (Half wave rectifier):





Figure: Input & output waveform for Half wave rectifier when 1000 µF filter(capacitor) is connected at Rt=1 K ♪

A). Without Filter :



B). With 100µF & 1000µF Filter (capacitor) :

Note: Drawn the separate graph sheets for 100μ F & 1000μ F capacitors. i.e 4 graphs for 100μ F and another 4 graphs for 1000μ F capacitors as per given below,





PARAMETERS (Half wave rectifier):

THEORETICAL VALUES	PRACTICAL VALUES
A). Without Filter: Ripple factor (RF) = 1.1	Ripple factor (RF) when R_L is at $1K\Omega =$ (Noted down from the tabular column).
B). With 100µF capacitor: Ripple factor (RF) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$ Where, F = 50Hz., C=100µF, R _L =1KΩ	Ripple factor (RF) when R_L is at $1K\Omega =$ (Noted down from the tabular column).
C). With 1000µF capacitor: Ripple factor (RF) = $\frac{1}{2\sqrt{3} (F \times C \times R_L)}$ Where, F = 50Hz., C=1000µF, R _L =1KΩ	Ripple factor (RF) when R_L is at $1K\Omega =$ (Noted down from the tabular column).

RESULT:

A). Without filter:

We studied the characteristics of *Half wave rectifier without filter and* obtained the ripple factor , % of regulation at $R_L=1K\Omega$. The values are given below,

- 1). Ripple factor(RF) =
- 2). % of regulation =

B). With $100\mu F \& 1000\mu F$ filter (capacitor) :

We studied the characteristics of *Half wave rectifier with filter* and obtained the ripple factor , % of regulation at $R_L=1K\Omega$., The values are given below,

- 1). Ripple factor(RF) for $100\mu F =$
- 2). % of regulation for $100\mu F =$
- 3). Ripple factor(RF) for $1000\mu F =$
- 4). % of regulation for 1000μ F =

VIVA VOCE Questions:

- 1. What is Rectifier?
- 2. Classification of Rectifiers.
- 3. What is the Ripple Factor of HWR?
- 4. What is TUF of HWR?
- 5. HWR consists of how many diodes?
- 6. Mention the applications of Rectifier.
- 7. What is the Efficiency of HWR?
- 8. What is the Peak factor of HWR?
- 9. What is the function of filter in Rectifiers?
- 10. Mention the properties of L and C components.

Date :

Exp. No.

EMITTER FOLLOWER - COMMOM COLLECTOR AMPLIFIER (Beyond Syllabus)

AIM :

- 1). To obtain the frequency response of Common Collector amplifier.
- 2). To calculate the band width of this amplifier.

APPARATUS :

1).	Function generator(<i>FG</i>)				 1No.
2).	Cathode Ray Oscilloscop	e(CRO)	1		 1 No.
3).	Regulated Power Supply	(RPS) :	(0-30)V, 1A	Dual channel	 1 No.
4).	Probes				 1 No.
5).	Bread board				 1 No.
6).	Connecting wires :				 A few Nos.
CO 1).	MPONENTS : Transistor BC 547				
2)	Carbon fixed resistors	a).	100Ω, ½W		 1 No.
	b). $3.3K\Omega$, $\frac{1}{2}W$				 1 No.
	c). $10K\Omega$, $\frac{1}{2}W$				 1 No.
	d). $100K\Omega$, $\frac{1}{2}W$				 1 No.
3).	Capacitors	a).	22µF		 2 No.

THEORY :

Common Collector Amplifier that it gets its name because the collector terminal of the BJT is common to both the input and output circuits as there is no collector resistance, R_c .

The voltage gain of the common collector amplifier is approximately equal to unity $(A_v \cong 1)$ and that its current gain, A_i is approximately equal to Beta, $(A_i \cong \beta)$ which depending on the value of the particular transistors Beta value can be quiet high.

We have also seen through calculation, that the input impedance, Z_{IN} is high while its output impedance, Z_{OUT} is low making it useful for impedance matching (or resistance-matching) purposes or as a buffer circuit between a voltage source and a low impedance load.

As the common collector (CC) amplifier receives its input signal to the base with the output voltage taken from across the emitter load, the input and output voltages are "in-phase" (0° phase difference) thus the common collector configuration goes by the secondary name of *Emitter Follower* as the output voltage (emitter voltage) follows the input base voltage.

CIRCUIT DIAGRAM:



Figure: Circuit diagram of Common collector amplifier.

PROCEDURE :

- 1). Connected the circuit as per the circuit diagram.
- 2). Removed the probe of *CRO* from output (O/P) side and connected it at input (I/P) side to set the input signal i.e. sine wave having the value of $20 \text{mV}_{\text{p-p}}\&1 \text{KHz}$.
- 3). Then switched ON the *function generator* and *CRO*; but don't switched ON the *RPS*.
- 4). Now Kept the *AC/GND/DC* switch is at *AC* position.
- 5). Now applied the input signal i.e. sine wave by pressing the sine wave function key in the *function generator*.
- 6). Initially kept the 1KHz. frequency by varying the frequency control in the *function generator*.
- 7). Now applied the peak to peak amplitude of a sine wave is of 20mV_{p-p} by varying the amplitude control in the *function generator* through observing in the *CRO*.
- 8). Kept this value of input signal as constant up to the completion of the experiment Otherwise the wrong output would occurred.
- 9) Then removed the probe of *CRO* from the input side and connected it across the output side.
- 10) Now switched ON the *RPS* and set the 10V in it i.e. $V_{CC} = 10V$.
- 11). Varied the different frequency steps of 5Hz, 10Hz, 20Hz, 50Hz, 100Hz, 500Hz, 1KHz, 10KHz, 2 20KHz, 50KHz, 100KHz, 200KHz, 400KHz, 500KHz, 800KHz, 1MHz. by adjusted the frequency control in the *function generator* and noted down the corresponding values of output signal i.e. peak to peak amplitude (voltage) of sine wave by observing in the *CRO*.
- 12). Now switched OFF the *RPS*, *function generator* and *CRO*.
- 13). Then calculated the *voltage gain* $A_V = V_O/V_i \& gain in dB = 20 log 10(A_V)$ and noted down the values in the specified columns of the tabular column.
- 14). Plotted the graphs (frequency response curves) as per below,
 - a). frequency on X-axis & gain in dB on Y-axis.
 - b). frequency on X-axis & voltage gain on Y-axis.
- 15) Calculated the *band width* from the above two (frequency response curves) graphs by using the formula $f_2 f_1$ which is given under the heading of *parameters*.
- 16) We did the same in the Multisim software and noted down the corresponding values in the tabular column.
- 17 We compared the Hardware & Software values.

Sl.No.	InputVoltage(V _i) In milli Volts (peak to peak)	Frequency In Hz/KHz.	Output Voltage(Vo) In Volts.	Voltage gain Av= Vo/Vi	Gain in dB = 20log ₁₀ (A _V)
1	20mV	5Hz.			
2	20mV	10 Hz.			
3	20mV	20 Hz.			
4	20mV	50 Hz.			
5	20mV	100 Hz.			
6	20mV	500 Hz.			
7	20mV	1 KHz.			
8	20mV	10 KHz.			
9	20mV	20 KHz.			
10	20mV	50 KHz.			
11	20mV	100 KHz.			
12	20mV	200 KHz.			
13	20mV	400 KHz.			
14	20mV	500 KHz.			
15	20mV	800 KHz.			
16	20mV	1 MHz.			

TABULAR COLUMNS:

EXPECTEDGRAPHS:

A). Frequency response curve for For frequency verses gain in dB.





For frequency verses voltage gain.



PARAMETERS:

- 1). Band width of frequency response curve for frequency verses gain in dB.
- 2) Band width of frequency response curve for frequency verses voltage gain

 $= f_2 - f_1 =$

$$= f_2 - f_1 =$$

RESULT:

We have obtained the frequency response curves of Common Collector Amplifier (CC) for frequency verses gain in dB & frequency verses voltage gain and calculated the band width of both of them. The band width values are given below,

- 1). Band width of frequency response curve for frequency verses gain in dB. =
- Band width of frequency response curve for frequency verses voltage gain = 2)

VIVA VOICE QUESTIONS:

- 1. In Emitter follower, which configuration used (CE or CB or CC)
- 2. Compare CE, CB, CC Amplifiers.
- Which one is Buffer Amplifier? (CE or CB or CC) 3.
- 4. Example for voltage series feedback amplifier.
- What are the CC Amplifier characteristics? 5.

- Which Amplifier is having Unity Gain? (CE or CB or CC) 6.
- 7. What is Band Width?
- Explain the transistor operation with the help of four regions. 8.

APPENDIX – A

SYNBOLS & TERMINAL IDENTIFICATION OF ELECTRONIC COMPONENTS

Here we have given the symbols and terminal identification of different types of electronic components.

1. RESISITOR :

Symbols & Terminalidentification :

Figure: Symbol of fixed resistor. Figure: Symbol of variable resistor.

End-1 End-2

Figure: Terminal identification

of Carbon resistor

Fixed Resistor Resistor color code:

The resistance value and tolerance of carbon resistor is usually indicated by color coding. Color strips or bands are printed on the insulating body. They consists of 4 or more than 4 color bands and they are read from left to right. The following figure shows the color code diagram of *carbon resistor*,



Figure: Color coding diagram of Carbon resistor.

In the above figure, 1st band represents first digit, 2nd band represents second digit, 3rd band represents the multiplier and fourth band represents the tolerance in persentage. Some resistors are having more than 4 bands, but the band which is first from tolerance band is multiplier and remaining bands are same. The color coding of the carbon resistor is given in the following,

Sl.No.	Color	I st digit for the	II nd digit for the	Multiplier digit for	Resistance
		I st Band.	II nd band.	the III rd band.	Tolerance
1	Black	0	0	100	
2	Brown	1	1	10 ¹	
3	Red	2	2	10 ²	±2%
4	Orange	3	3	10 ³	±3%
5	Yellow	4	4	104	±4%
6	Green	5	5	10 ⁵	
7	Blue	6	6	106	
8	Violet	7	7	107	
9	Gray	8	8	10 ⁸	
10	White	9	9	109	
11	Gold			10-1	±5%
12	Silver			10-2	±10%
13	No Band				±20%

If theIIIrdband is consists the *Gold* color, the remaining digits (which are coded according to the color bands from the left side in the resistor) are multiplied by 10^{-1} . If it is *Silver* the remaining digits are multiplied by 10^{-2} .

If the IVth band is *Gold* the tolerance is $\pm 5\%$,

If the IVth band is *Silver* the tolerance is $\pm 10\%$,

If the IVth band is *No color* (*Absent*) the tolerance is $\pm 20\%$.

Note: Some resistors are consists the more than 4 bands. At this time we can consider the bands as per following,

i). The tolerance band is at last (end2 terminal)

ii). The multiplier band is just at left side of the tolerance band,

iii). The remaining *regular bands*(i.e. 1st, 2nd, 3rd, 4th and so on) are from left side (end1

terminal) and up to the band which is just left side of the *multiplier band* of the resistor.

Example 1

Band / Color	I st band.	II nd band.	III rd band.	IV th band.	V th band.
Colors	Red	Black	Black	Green	No Color
Digits	2	0	0	10^{5}	±20%

From the above table we can found the value of the carbon resistor as following,

Value \longrightarrow 2 0 0 × 10⁵ ±20%.

$$= 20 \times 10 \times 10^5 \pm 20\%$$
.

= 20 M $\Omega~\pm~20\%$

Example 2

Band / Color	I st band.	II nd band.	III rd band.	IV th band.
Colors	Brown	Black	Gold	Gold
Digits	1	0	10-1	±5%

From the above table we can found the value of the carbon resistor as following, Value $\longrightarrow 1.0 \times 10^{-1} \pm 5\%$.

 $10 \times 10^{-1} \pm 5\%.$ = 1 \Omega \pm 5%.

2. CAPACITOR :

Symbols & Terminalidentification :



Figure: Terminal identification of different type of a capacitors.

3. DIODES:



Figure(a): Symbol of a Zener diode

Figure(b): Terminal identification of a Zener diode.

4. TRANSISTORS:



APPENDIX - B

STUDY & OPERATION OF AMMETERS, VOLTMETERS, DIGITALMULTIMETERS(DMM),REGULATED POWER SUPPLY (RPS), TRANSFORMERS AND BREAD BOARD.

1. BENCH PANNEL METERS :

Analog bench panel meters :





Figure: Identification of Analog AC ammeter

Figure: Identification of Analof DC Ammeter



Figure: Identification of Analog AC voltmeter



Figure: Identification of Analog DC voltmeter

Digital bench panel meters :





Figure: Identification of Digital AC ammeter

Figure: Identification of Digital DC ammeter



Figure: Identification of Digital AC voltmeter



Figure: Identification of Digital DC voltmeter

2. DIGITAL MULTI METERS (DMM):

These meters shown the measurement readings in digital form, it means in digits

Safety Information: Follow all safety and operating instructions to ensure that the meter is used safely and is kept in good operating condition.

During Use:

- 1. Never exceed the protection limit values indicated in specifications for each range of measurement.
- 2. When the meter is linked to a measurement circuit, do not touch un used terminals.
- 3. When the value scale to be measured is unknown beforehand, set the range selector at the highest position.
- 4. Do not measure voltage if the voltage on the terminals exceeds 1000v above earth ground.
- 5. Always be careful when working with voltages above 60V DC or 30V AC rms, keep fingers behind the probe barriers while measuring.
- 6. Before rating the range selector to change functions, disconnect test leads from the circuit under test.
- 7. Never connect the meter leads across a voltage source while the function switch is in the current, resistance, diode or continuity mode. Dong so can damage the meter.
- 8. When carrying out measurements on TV or switching power circuits, always remember that there may be high amplitude voltages pulses at test points, which can damage the meter.
- 9. Never perform resistance measurements on live circuits.
- 10. Never perform capacitance measurements unless the capacitor to be measured has been discharged fully.

- 11. If any faults or abnormalities are observed, the meter cannot be used any more and it has to be checked out.
- 12. Never use the meter unless the rear case in place and fastened fully.
- 13. Please do not store or use the meter in areas exposed to direct sunlight, high temperature, humidity or condensation.
- 14. Always set the power switch to the OFF position when the meter is not in use.

Description: The following figure shows the front panel diagram of Digital Multi meter (DMM).



Figure: Front pannel diagram of Digital multimeter.

Function and Range Selector:

1). This meter has the function of preventing the test leads from wrong connecting. The input socket for red test lead is arranged with proper functions and ranges, when the transform switch can't be rotated, stop rotating. It means the selected range isn't suitable with position of the red lead socket. Pull out the red lead and then select the range required, this provides protection for meter to avoid damage by operating improperly.

2). A rotary switch is used to select functions as well as ranges.

Operating instructions of DMM :

Data Hold: If you need data hold when measuring, you can put on 'H', it will hold the reading; if you put the button again, data hold stops.

Back light: If the dark circumstance light makes the reading difficulty when measuring, you can put ON to open the back light.

Preparation for measurement:

- 1. Put ON the POWER button switch. If the battery voltage is less than 7V, display will shown . the battery should be replaced at this time.
- 2. The $\angle !$ besides the input jack shows that the input voltage or current should be less than specification on the sticker of meter to protect the inner circuit from damaging.
- 3. Select a range properly for the item to be measured and set the rotary switch accordingly.

Measuring Voltage:

- 1. Connect the black test lead to COM jack and the red to V/Ω / CAP jack.
- 2. Set the rotary switch at desired V⁻⁻⁻⁻⁻ (DC Position) or V~ (AC Position) range position.
- 3. Connect test leads across the source or load under measurement.
- 4. You can get reading on LCD. The polarity of the red lead connection will be indicated along with the voltage value when making DC voltage measurement.

Note:

- 1. When only the digit 1 or -1 is displayed, it indicates over-range situation and the higher range has to be selected.
- 2. When the value scale to be measured is unknown beforehand, set the range selector at the highest position.
- 3. It means you can't input the voltage more than 1000V DC or 7000V rms AC, it's possible to show higher voltage, but it may destroy the inner circuit.

Measurement of Current :

- 1. Connect the black test lead to **COM** jack and the red to mA jack. For a maximum 200mA current, for a maximum 20A current, move the red lead to the 20A jack.
- 2. Set the rotary switch at desired A⁻⁻⁻⁻ (DC current position) or A~ (AC current position) range position.
- 3. Connect test leads in series with the load under measurement.
- 4. You can get reading on LCD. The polarity of the red lead connection will be indicated along with the current value when making DC current measurement.

Note:

- 1. When only the digit 1 or -1 is displayed, it indicates over-range situation and the higher range has to be selected.
- 2. When the value scale to be measured is unknown beforehand, set the range selector at the highest position.
- 3. The picture \angle means the socket mA's maximum current is 200mA and 20A's maximum current is 20A, over current will destroy the fuse.

Measurement of Resistance:

- 1. Connect the black test lead to **COM** jack and the red to $V/\Omega/CAP$ jack
- 2. Set the rotary switch at desired Ω range position.
- 3. Connect test leads across the resistance under measurement.
- 4. You can get reading on LCD.

Note:

- 1. When only the digits 1 or -1 is displayed, it indicates over-range situation and the higher range has to be selected.
- 2. For measuring resistance above $1M \Omega$, the meter may take a few seconds to get stable reading.
- 3. When the input is not connected, i.e. at open circuit, the digit 1 will be displayed for the over-range condition.
- 4. When checking in-circuit resistance, be sure the circuit under test has all power removed and that all capacitors have been discharged fully.
- 5. At 200M Ω range, display reading is around 10 counts when test leads are shorted. These counts have to be subtracted from measuring results. For examples, for measuring 100M Ω Resistance, the display reading will be 101.0 and the correct measuring result should be 101.0-1.0=100.0M Ω .
- 6. When the value scale to be measured is unknown beforehand, set the range selector at the highest position.

Measurement of Capacitance:

- 1. Connect the black test lead to COM jack and the red to V/ Ω / CAP jack.
- 2. Set the rotary switch at the desired **F** range position.
- 3. Before inserting the capacitor under measurement into capacitance testing socket, be sure that the capacitor has been discharged fully.
- 4. You can get reading on LCD.

Transistor Test:

- 1. Set the rotary switch at \mathbf{h}_{fe} position.
- 2. Determine whether the transistor under testing is NPN or PNP and locate the emitter, base and collector leads. Insert the leads into proper holes of h_{fe} socket on the front panel.
- 3. Read the approximate h_{fe} value at the testing condition of base current I_b 10µA and V_{CE} 3V

Diode Testing:

- 1. Connect the black test lead to COM jack and the red to $V/\Omega/CAP$ jack. (The polarity of red lead is +).
- 2. Set the rotary switch position at the \rightarrow (Diode) range position.
- 3. Connect the red lead to the *anode* and the black lead to the *cathode* of the diode under the testing.
- 4. You can get the reading on the LCD.

Note:

- 1. The meter will show approximate forward voltage drop of the diode.
- 2. If the lead connections are reversed, only the digit **1** will be displayed.

Continuity Test:

- 1. Connect the black test lead to **COM** jack and the red to $V/\Omega/CAP$ jack. (The polarity of red lead is +).
- 2. Set the rotary switch position at the $(\bullet))$ (Buzzer) range position.
- 3. Connect the test leads across two points of the circuit under the testing.

4. If continuity exists (i.e., resistance less than about 70 Ω), built-in buzzer will sound.

Note:

1. If the input open circuit, the digit1will be displayed.

Measurement of Frequency:

- 1. Connect the black test lead to COM jack and the red to $V/\Omega/CAP$ jack. (The polarity of red lead is +).
- 2. Set the rotary switch position at the 20KHZ range position.
- 3. Connect the test leads across the source or load under measurement.
- 4. You can get the reading on the LCD.

Note:

- 1. Reading is possibly at input voltage above 10V r m s, but the accuracy is not guaranteed.
- 2. In noisy environment it is preferable to use shield cable for measuring small signal.

Measurement of Temperature :

- 1. Set the rotary switch at the °C range position.
- 2. The LCD will shows the current temperature of the environment.

3. REGULATED POWER SUPPLY (RPS):

This equipment can uses to give power supply of DC voltage to the electronic circuits. Mostly these equipments used by scientists to investigate the new electronic circuits in their laboratories. It is just acts as Battery. It is abbreviated as RPS.

The following figure shows the front panel diagram of the Regulated Power Supply.



Binding post

Figure: Front pannelcontrols of Regulated power supply.

Operational controls of the regulated power supply:

The following table describes the working of the controls for Regulated Power Supply.

Sl.No.	Name of the Control	Description
1.	Power ON	Switch to connect instrument to mains supply.
2.	Voltage Course	Separate controls can available for both channels CH1 & CH2. By varying this control can get desired DC voltage in large variation in between 0 to 28V.
3.	Voltage Fine	Separate controls can available for both channels CH1 & CH2. By varying this control can get desired DC voltage in small variation in between 0 to 2V.
4.	Current Limit	Separate controls can available for both channels CH1 & CH2. Adjust the limit of maximum current that can be drawn by the load. Beyond the set current limit the power supply functions as a constant current source.
5.	Displays	Consisting two displays(Which are making by using seven segment displays) in both channels, i.e. CH1 & CH2. Uses to display the readings regarding to the Voltage & Current values.
6.	Output Binding Posts	: Uses to get the output voltages from the RPS.
	1. Red Binding Post:	To get Positive output. Available for both channels i.e.CH1 & CH2.
	2. Black Binding Post	To get the negative output voltage and as Chassis ground. Available for both channels i.e. CH1 & CH2.
	3. Green Binding pos	Available for bother channels i.e. CH1 & CH2.
7.	Selector Switch	Consisting two separate switches for both channels to select the voltage or current reading display in the seven segment displays.

Indicators available in the regulated power supply:

The following table describes the indicators available in the Regulated Power supply.

Sl.No.	Name of the Indicator	Description
1.	Over Load	Provided for both channels i.e. CH1 & CH2 glows when the
		load current reaches the maximum current set by the current
		limit control.
2.	Fuse Blown	Glows when the main supply fuse is blown.

Rules to be followed while operating the regulated power supply(RPS):

The flowing rules should be followed before switch ON the Regulated Power Supply,

- 1. Initially Keep the *voltage Course & Voltage fine controls* of RPS at minimum position. Later (After switch ON the RPS) can vary these controls slowly to get the required voltage.
- 2. Always keep the Current Limit control at maximum position, Otherwise the display can shows the constant voltage instead of varying.

Trouble shooting while operating the rps:

The following trouble shooting can done while operating the RPS,

During connecting the RPS to the circuit and varying the Voltage Course & Voltage Fine Controls, If it displays the voltage as constant or above 30V then it can said that either the circuit is shorted OR the Current Limit control is not kept at maximum position. This problem can solve to prevent the circuit from shorted and by keeping the Current Limit control at maximum.

4. TRANSFORMER :

It works on the concept of flux linkage and mutual inductance. The transformer has primary and secondary windings. It transfers power from primary to secondary. It can be step-up or step down transformer.

Step -up transformer : It consists more no. of windings in the secondary side compare to primary side. It can uses to step-up to the applied primary voltage.

Step-down transformer : It consists less no. of windings in the secondary side compare to primary side. It can uses to step-down to the applied primary voltage

Centre tapped transformer : It can consists of a terminal in the middle of the transformer which can uses to divide the voltages at secondary side.

The symbol & identification of a transformer is given in next page,



Figure: Symbols of different types of transformers.

BREAD BOARD :

It is used for testing the circuit. While connecting the circuit to a another board OR PCB(Printed Circuit Board), it is a necessary to check that circuit in a bread board. The figure of the bread board is given below,



In the above two figures, the horizontal lines are treated as *rows* and vertical lines are *columns*. Part-1, part-2, part-5 & part-6 are consists of horizontal lines/rows, and part-3, part-4 are vertical lines/columns.

In we observed in the figure No.2, in part-1, part-2, part-5, part-6 the holes are connected in horizontal. Therefore if we connected voltage source to these parts the current is passed through them as horizontal manner. If we observed, there is no connection in between part-1 & part-2. It means the current is not flow from part-1 to part-2. If we require to pass the current in between these parts, it is a need to connect a connecting wire in between them.

In part-1 and part-2 two horizontal lines are available. There is no connection in between them in each part. The same principle is applicable for part-5 & part-6.

In part-3 & part4 the holes are connected in vertical manner. Therefore if we connected voltage source to these parts the current is passed through them as vertical manner. If we observed, there is no connection in between part-3 & part-4. It means the current is not flow from part-3 to part-4. If we require to pass the current in between these parts, it is a need to connect a connecting wire in between them. In part-3 and part-4 no. of vertical lines are available. There is no connection in between them in each part.

Note: If we want to flow a current from any hole of any one of the part To a hole of any one of the part in the bread board, we require to connect the wire in between these two holes.
Rules to follow to give the connections in the bread board :

- 1). The voltage sources are to be connect in part-1&part2(Voltage Source bars).
- 2). The ground connections are in part-5&part6(ground bar). $\$
- 3). The remaining connections in the circuit are connected in the part-3 & part-4.

Example Circuits to practice on Bread board :



APPENDIX – C <u>STUDY AND OPERATION OF CRO AND FUNCTION GENERATOR</u>

1. CRO : The following figure shows the front pannel diagram of CRO ,



The CRO mainly can be used to calculate the,

- 1). Time period and Frequency measurement of the signal.
- 2). Voltage or Amplitude measurement of the signal.
- 3). Current measurement of the signal.

Functions of controls, connectors and indicators of CRO :

Before turning this instrument on familiarize yourself with the controls, connectors and indicators and other features described in this section. The following description are keyed to the items called out in the figure, which is in the next page.

SI. No.	Name of the Control / Item.	Control No/ Item No.	Function
1	POWER	6	Main power switch of the instrument. When this switch is turned ON, the LED (5) is also turned ON.
2	INTENSITY	2	Controls the brightness of the spot or trace.
3	FOCUS	3	For focusing the trace to the sharpest image.
4	TRACE ROTATION	4	Semi – fixed potentiometer for aligning the horizontal trace in parallel with graticule lines.
5	FILTER	35	Filter for ease of waveform viewing.
6	CH1 (X) input	8	Vertical input terminal of CH1. When in X-Y operation, X-axis input terminal.
7	CH1 (Y) input	20	Vertical input terminal of CH2. When in Y- operation, Y- axis input terminal.
8	AC-GND-DC	10,18	Switch for selecting connection mode between input signal and vertical amplifier. AC : AC coupling GND : Vertical amplifier input is grounded and input terminals are disconnected. DC : DC coupling
9	VOLTS/DIV	7,22	Select the vertical axis sensitivity, from 5mV/DIV to 5V/DIV in10 ranges.
10	VARIABLE	9,21	Fine adjustment of sensitivity, with a factor of ½.5 of the indicated value. When in the CAL position, sensitivity is calibrated to indicated value. When this knob is pulled out (x5 MAG state), the amplifier sensitivity is multiplied by 5.
11	CH1 & CH2 DC BAL.	13,17	These are used for the attenuator balance adjustment.
12	VERTICAL POSITION	11,19	Vertical position control of trace or spot.
13	VERT MODE	14	Select the operation modes of CH1 & CH2 amplifiers. CH1 : The oscilloscope operates as a single channel instrument with CH1 alone. CH2 : The oscilloscope operates as a single channel instrument with CH2 alone.
14	ALT/CHOP	12	When this switch is released in the dual-trace mode, the channel 1 and channel 2 inputs are alternately displayed (Normally used at faster sweep speeds). When this switch is engaged in the dual-trace mode, the channel 1 and channel 2 inputs are chopped and displayed simultaneously (normally used at slower sweep speeds).

Continued for description of CRO controls.

SI. No.	Name of the Control / Item.	Control No/ Item No.	Function
			Inverts the CH2 input signal when the CH2INV switch mode
15	CH2 INV	16	is pushed in. The channel2 input signal in ADD mode and the
			channel2 trigger signal pick off are also inverted.
10		25	Input terminal is used for external triggering signal. To use
16	EXTIRIGIN	25	this terminal, set SOURCE switch (24) to the EXT position.
17	SOURCE	24	Select the internal triggering source signal, and the EXT TRIG IN input signal CH1: When the VERT MODE switch (14) is set in the DUAL or ADD state, select CH1 for the internal triggering source signal. CH2: When the VERT MODE switch (14) is set in the DUAL or ADD state, select CH2 for the internal triggering source signal. LINE: To select the AC power line frequency signal as the triggering signal. EXT: The external signal applied through EXT TRIG IN input terminal (25) is used for the external triggering source
18	TRIG.ALT	28	When the VERT MODE switch (14) is set in the DUAL or ADD state, and the SOURCE switch (24) is selected at CH1 or CH2, with the engagement of the TRIG.ALT switch (28), it will alternately select CH1 & CH2 for the internal triggering source signal.
19	CAL	1	This terminal delivers the calibration voltage of $2V_{p-p}$ approx. 1KHz, positive square wave.
20	GND	15	Ground terminal of oscilloscope mainframe.
21	FREQUENCY METER	33	Display a synchronized signal frequency (models have this function only).
22	SLOPE	27	Select the triggering slope. "+" : Triggering occurs when the triggering signal crosses the triggering level in positive-going direction. "-" : Triggering occurs when the triggering signal crosses the triggering level in negative-going direction.
23	LEVEL	29	To display a synchronized stationary waveform and set a start point for the waveform Towards "+": The triggering level moves upward on the display waveform. Towards "-": The triggering level moves downward on the display waveform.
24	LOCK	23	Click LEVEL by fully clockwise position, then triggering level is automatically maintained at optimum value irrespective of the signal amplitude, requiring no manual adjustment of triggering level.

P.T.O.

Continued for description of CRO controls

SI.	Name of the Control	Control No/	Function
No.	/ Item.	Item No.	
25	TRIGGER MODE	26	 Select the desired trigger mode. AUTO: When no triggering signal is applied or when triggering signal frequency is less than 25Hz, sweep runs in the free run mode. NORM: When no triggering signal is applied, sweep is in a ready state and the trace is blanked out. Used primarily for observation of signal 25Hz. TV-V: This setting is used when observing the entire vertical picture of television signal. TV-H: This setting is used when observing the entire horizontal picture of television signal. (Both TV-V & TV-H synchronize only when the synchronizing signal is negative.)
26	TIME/DIV	30	Sweep time ranges are available in 20 steps from 0.2µs/DIV to 0.5S/DIV. X-Y: This position is used when using the instrument as an X-Y oscilloscope.
27	SWAP.VAR	31	Vernier control of sweep time. This control works as CAL and the sweep time is calibrated to the value indicated by TIME/DIV of sweep can be varied continuously when shaft is out of CAL position. Then the control is rotated in the direction of arrow to the full, the CAL state is produced and the sweep time is calibrated to the value indicated by TIME/DIV. Counterclockwise rotation to the full delays the sweep by 2.5 times or more.
28	×10 MAG	32	When the button is pushed in, a magnification of 10 occurs.
29	POSITION	34	Horizontal positioning control of the trace or spot.

Rules to operate the CRO:

The following rules should be follows before operate the CRO.

b) FOCUS

- 1. Keep the following controls at middle position or vary until the electron beamis generated.
 - a) INTENSITY
- c) (Horizontal position)

(Horizontal position common for both channels)

d) **POSITION**

e) LEVEL (Trigger Level)

- (Verticalposition individual per each channel)
- 2. Keep the following controls at maximum position.
 - a) **VARIABLE** controls of VOLTS/DIV switch in both channels.
 - b) SWP.VAR (Sweep Variation)
- 3. Keep the following switches at releasing mode.
 - a) ×10 MAG b) TRIG.ALT c) SLOPE d) ALT/CHOP e) CH2 INV
- 4. Initially should keep the **TIME/DIV** control at 1mS position, later can change this switch depending upon our requirement, i.e. if we can't get the signal clearly on the CRT, then we can vary this switch until to get the signal.
- 5. Set the channel selector control **MODE** at the appropriate position i.e. if we want to see The signal in channel1, set this control at CH1, in channel2 set at CH2, in both channels set at DUAL. To add the signals (algebraically sum or difference) available in both channels set at ADD.

- 6. **AC/GND/DC**: Before setting the signals on CRT, first we should keep the electron beam on reference line. To set this beam on reference line, keep this control at GND position and then vary vertical position control until to get the beam on the reference line. After that to see the applied signals, keep this control at AC or DC positions.
- 7. Always keep the **TRIGGER MODE** control at AUTO position.
- 8. Keep the **SOURCE** control at approximate channel. It means if MODE control is selected to CH1, then the SORCE control should select to CH1. If MODE control at CH2, set the SOURCE control at CH2. If MODE control at DUAL or ADD, set the SOURCE control either at CH1 or CH2.

Precautions to be taken to operate the CRO:

Always should maintain the Intensity/Brightness enough to visible electron beam. Otherwise either the intensity is low or high then the life of the CRT can decreases.

*NOTE:*If the signal is in running movement, then should maintain the signal at constant by adjusting the **TRIGGER LEVEL** control and by setting the **SOURCE** control at appropriate channel position.

2. FUNCTION GENERATOR :



Figure: Front pannel diagram of the Function generator

Operational controls of the function generator :

Sl.No.	Name of the Control	Description
1.	Power ON & OFF	By depressing this switch turns ON FG. To turn OFF push again and
	switch	release.
2.	Function Selector	Select decide output signal by pressing the appropriate switch on the front
		panel which appears on the binding post on the front panel.
3.	Frequency Range	The frequency is selected by means of push button switches to select the
	selector	appropriate range as indicated on the front panel on the digital display.
4.	Fine frequency control	After selection of the frequency range selector by means of the position
		switch on front panel by adjustment of the frequency can be done through
		this potentiometer control.
5.	Amplitude control	By varying this control can get the required amplitude for the output
		signal which appears at binding post.
6.	Output binding post	Signals selected by function switches as wells as the superimposed DC of
		set voltages are available at this binding point.
7.	Offset control	It can controls the DC offset of the output.
8.	TTL Jack	A TTL square wave is available at this jack. The frequency is determined
		by the range selected and this setting of the frequency. This output is
		independent of the amplitude and DC offset controls.

The following table describes the working of the controls for Function Generator.

Rules to be followed while operating the function generator(FG):

The following rules should be followed while operating the Function generator,

- 1. Always should keep the DC Offset Control at OFF position, otherwise the clipping may Occurs in output signal.
- 2. To get the amplitude of the signal in Volts, then take the output from the RED(Positive & BLACK terminals of the binding post, it means by decreasing or keeping the gain at 0 or 20dB.
- 3. To get the amplitude of the signal in milli Volts, then take the output from the GREEN(Positive) & BLACK (Negative) terminals of the binding post, it means by increasing or keeping the gain at 40 or 60 dB.

ANODE

(+)

CATHODE

(-)

<u>APPENDIX – D ---- DATA SHEETS</u>

PN JUNCTION DIODE : 1N4001 - 1N4007 1.0A

Features

- Diffused Junction
- High Current Capability and Low Forward Voltage Drop
- Surge Overload Rating to 30A Peak
- Low Reverse Leakage Current
- Lead Free Finish, RoHS Compliant (Note 3)

Mechanical Data

- Case: DO-41
- Case Material: Molded Plastic. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020D
- Terminals: Finish Bright Tin. Plated Leads Solderable per MIL-STD-202, Method 208
- · Polarity: Cathode Band
- Ordering Information: See Page 2
- Marking: Type Number
- Weight: 0.30 grams (Approximate)

Maximum Ratings and Electrical Characteristics (@T_A = +25°C unless otherwise specified.) Single phase, half wave,

60Hz, resistive or inductive load.

For capacitive load, derate current by 20%.

Characteristic	Symbol	1N4001	1N4002	1N4003	1N4004	1N4005	1N4006	1N4007	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V _{RRM} V _{RW} M VR	50	100	200	400	600	800	1000	v
RMS Reverse Voltage	V _{R(RMS)}	35	70	140	280	420	560	700	v
Average Rectified Output Current (Note 1) @ $T_A = +75^{\circ}C$	IO				1.0				А
Non-Repetitive Peak Forward Surge Current 8.3ms Single Half Sine-Wave Superimposed on Rated Load	I _{FSM}				30				А
Forward Voltage @ $I_F = 1.0A$	V _{FM}				1.0				V
Peak Reverse Current @ $T_A = +25^{\circ}C$ at Rated DC Blocking Voltage @ $T_A = +100^{\circ}C$	I _{RM}				5.0 50				μΑ
Typical Junction Capacitance (Note 2)	Cj			15			8		pF
Typical Thermal Resistance Junction to Ambient	$R_{\theta JA}$				100				K/W
Maximum DC Blocking Voltage Temperature	$T_{\rm A}$				+150				°C
Operating and Storage Temperature Range	T _{J,} T _{STG}				-65 to +15	0			°C

ZENER DIODE :

TOSHIBA

1Z6.2~1Z390,1Z6.8A~1Z30A

TOSHIBA ZENER DIODE SILICON DIFFUSED JUNCTION TYPE

1Z6.2~1Z390,1Z6.8A~1Z30A

 $: V_Z = 6.2 \sim 390V$

CONSTANT VOLTAGE REGULATION TRANSIENT SUPPRESSORS

- Average Power Dissipation : P = 1W
- Peak Reverse Power Dissipation : PRSM = 200W at tw = 200µs

Cathode Mark

- Zener Voltage
- Tolerance of Zener Voltage 1Z6.2 Series :±10% 1Z6.8A Series :±5%
- Plastic Mold Package

MARK

MAXIMUM RATINGS (Ta=25°C)

- Month (Starting from Alphabet A)

Year (Last Number of the Christian Era)

: ±5% ckage	CHARACTERISTIC	SYMBOL	RATING	UNIT
	Power Dissipation	Р	1	W
-	Junction Temperature	Tj	-40~150	°C
Type Code	Storage Temperature Range	T _{stg}	-40~150	°C
Lot Number				

A Z A

Color : Silver

BJT:



BC546 / BC547 / BC548 / BC549 / BC550 NPN Epitaxial Silicon Transistor

Features

- · Switching and Amplifier
- High-Voltage: BC546, V_{CEO} = 65 V
- Low-Noise: BC549, BC550
- Complement to BC556, BC557, BC558, BC559, and BC560



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Values are at $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parame	eter	Value	Unit
		BC546	80	
V _{CBO}	Collector-Base Voltage	BC547 / BC550	50	V
		BC548 / BC549	30	1
		BC546	65	
V _{CEO}	Collector-Emitter Voltage	BC547 / BC550	45	V
		BC548 / BC549	30	1
V	Emitter Pase Voltage	BC546 / BC547	6	V
VEBO	Emilier-base voltage	BC548 / BC549 / BC550	5	7 ×
lc	Collector Current (DC)		100	mA
Pc	Collector Power Dissipation		500	mW
ТJ	Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-65 to +150	°C

Electrical Characteristics

Values are at $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{CBO}	Collector Cut-Off Current		V _{CB} = 30 V, I _E = 0			15	nA
h _{FE}	DC Current Gain		$V_{CE} = 5 V, I_C = 2 mA$	110		800	
Var(cat)	Cel(sat) Collector-Emitter Saturation Voltage		$I_{C} = 10 \text{ mA}, I_{B} = 0.5 \text{ mA}$		90	250	m\/
VCE(Sal)			I _C = 100 mA, I _B = 5 mA		250	600	
Vec(cat)	Base En	atter Saturation Voltage	I _C = 10 mA, I _B = 0.5 mA		700		m\/
vBE(Sat)	Dase-Lii	inter Saturation voltage	I _C = 100 mA, I _B = 5 mA		900		mv
Ver(op)	Baco En	aitter On Voltage	$V_{CE} = 5 V$, $I_C = 2 mA$		660	700	m\/
ABE(011)	Dase-Lii	inter On voltage	V _{CE} = 5 V, I _C = 10 mA	1		720	
fT	Current	Gain Bandwidth Product	V _{CE} = 5 V, I _C = 10 mA, f = 100 MHz		300		MHz
Cob	Output C	apacitance	V _{CB} = 10 V, I _E = 0, f = 1 MHz		3.5	6.0	pF
Cib	Input Ca	pacitance	V _{EB} = 0.5 V, I _C = 0, f = 1 MHz		9		pF
		BC546 / BC547 / BC548	V _{CE} = 5 V, I _C = 200 μA,		2.0	10.0	
NE	Noise BC549 / BC550		f = 1 kHz, R _G = 2 kA		1.2	4.0	dB
INF.	Figure	BC549	V _{CE} = 5 V, I _C = 200 μA,		1.4	4.0	UB
		BC550	R _G = 2 k^, f = 30 to 15000 MHz		1.4	3.0	

h_{EE} Classification

Classification	Α	В	С	
h _{FE}	110 ~ 220	200 ~ 450	420 ~ 800	



PN UNIJ	2N2646 2N2647 SILICON UNCTION TRANSISTORS	DESCRIPT The CENTR 2N2647 devidesigned for	ION: RAL SE vices and or gener	MICONDUC re silicon PN ral purpose i	www.ce CTOR 2N I Unijunc industrial	entralsemi. V2646 and ction Transiste I applications
UJT Symbol & Terminal Identification B2 B32 B32 B32 B32 B32 B32 B32						
(a). Sy	Base2 ^{(/} B /mbol (b). Terminal	ase1	tion			
(a). Sy MAXIMUM	Base2 ^{(/}) B (b). Terminal RATINGS: (T _A =25°C)	ase1	tion			UNITS
(a). Sy MAXIMUM Emitter Rev	Base2 ⁽⁾ B (b). Terminal (b). Terminal (b). Terminal (c). (b). Terminal (c). (c). (c). (c). (c). (c). (c). (c).	ase1 Identificat	tion	30		UNITS V
(a). Sy MAXIMUM Emitter Rev Interbase V	Base2 ^{(/} B (b). Terminal (b). Terminal (b). Terminal (c). RATINGS: (T _A =25°C) verse Voltage	ase1 Identificat SYMBOL VB2E VB2B1	tion	30 35		UNITS V V
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte	Base2 ^{(/} B (b). Terminal (b). Terminal (b). Terminal (c). (b). Terminal (c). (c). (c). (c). (c). (c). (c). (c).	ase1 Identificat SYMBOL VB2E VB2B1 Ie	tion	30 35 50		UNITS V MA
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte	Base2 ^U B (mbol (b). Terminal (b). Terminal (b). Terminal (c). RATINGS: (T _A =25°C) /erse Voltage /oltage er Current er Current (Duty Cycle ≤1%, PRR≤10)	ase1 Identificat SYMBOL VB2E VB2B1 Ie Opps) ie	tion	30 35 50 2.0		UNITS V MA A
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe	Base2 ^U B ymbol (b). Terminal (b). Terminal (b). Terminal (c). RATINGS: (T _A =25°C) verse Voltage voltage er Current er Current (Duty Cycle ≤1%, PRR≤10 r Dissipation	ase1 Identificat SYMBOL VB2E VB2B1 Ie Opps) Ie PD	tion	30 35 50 2.0 300		UNITS V MA A mW
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe Operating a ELECTRIC	Base2 ^U B ymbol (b). Terminal (b). Terminal (b). Terminal (c). Termin	ase1 Identificat VB2E VB2B1 Ie VPD TJ, Tstg unless otherwis 2N26	tion	30 35 50 2.0 300 -65 to +150) <u>647</u>	UNITS V MA A mW °C
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe Operating a ELECTRIC SYMBOL I	Base2 ^U (B ymbol (b). Terminal (b). Terminal (b). Terminal (c). Termi	ase1 Identificat VB2E VB2B1 Ie VB2B1 Ie PD TJ, Tstg unless otherwis <u>2N26</u> MIN 0.56	tion tion <u>46</u> MAX 0.75	30 35 50 2.0 300 -65 to +150) 2 <u>N2</u> MIN 0.68) <u>647</u> MAX 0.82	UNITS V mA A mW °C UNITS
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte Peak Emitte Peak Emitte Operating a ELECTRIC SYMBOL N RBB	Base2 ^U (B ymbol (b). Terminal (b). Terminal (b). Terminal (b). Terminal (c). Termi	ase1 Identificat SYMBOL VB2E VB2B1 Ie VB2B1 Ie PD TJ, Tstg unless otherwis <u>2N26</u> MIN 0.56 4.7	tion tion <u>46</u> MAX 0.75 9.1	30 35 50 2.0 300 -65 to +150)) 2N2 MIN 0.68 4.7) 647 MAX 0.82 9.1	UNITS V MA A mW °C UNITS kΩ
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe Operating a ELECTRIC SYMBOL I RBB IEB2O	Base2 ^U (B (mbol (b). Terminal (b). Terminal (b). Terminal (c). Termi	ase1 Identificat SYMBOL VB2E VB2B1 Ie VB2B1 Ie PD TJ, Tstg unless otherwis 2N26 MIN 0.56 4.7	tion ee noted 46 MAX 0.75 9.1 12	30 35 50 2.0 300 -65 to +150) 2N2 MIN 0.68 4.7 -	647 MAX 0.82 9.1 0.2	UNITS V MA A mW °C UNITS kΩ μA
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe Operating a ELECTRIC SYMBOL I RBB IEB2O IV	Base2 U (b). Terminal (b). Terminal RATINGS: (T _A =25°C) verse Voltage voltage voltage er Current er Current (Duty Cycle ≤1%, PRR≤10 r Dissipation and Storage Junction Temperature AL CHARACTERISTICS: (T _A =25°C TEST CONDITIONS VB2B1=10V VB2B1=3.0V VB2E=30V VB2B1=20V, RB2=100Ω	Asse1 Identificat VB2E VB2B1 Ie VB2B1 Ie PD TJ, Tstg unless otherwis <u>2N26</u> MIN 0.56 4.7 - 4.0	tion tion 46 MAX 0.75 9.1 12 -	30 35 50 2.0 300 -65 to +150) 2N2 MIN 0.68 4.7 - 8.0	647 MAX 0.82 9.1 0.2 18	UNITS V mA A mW °C UNITS kΩ μA mA
(a). Sy MAXIMUM Emitter Rev Interbase V RMS Emitte Peak Emitte RMS Powe Operating a ELECTRIC SYMBOL I RBB IEB2O IV IP	Base2 \ensuremath{U} (b). Terminal (b). Terminal RATINGS: (T _A =25°C) verse Voltage voltage er Current er Current (Duty Cycle ≤1%, PRR≤10 r Dissipation and Storage Junction Temperature AL CHARACTERISTICS: (T _A =25°C TEST CONDITIONS VB2B1=10V VB2B1=3.0V VB2B1=20V, RB2=100Ω VB2B1=25V	ase1 Identificat SYMBOL VB2E VB2B1 Ie VB2B1 Ie PD TJ, Tstg unless otherwis 2N26 MIN 0.56 4.7 - 4.0 -	tion tion <u>46</u> MAX 0.75 9.1 12 - 5.0	30 35 50 2.0 300 -65 to +150)) 2N2 MIN 0.68 4.7 - 8.0 -	647 MAX 0.82 9.1 0.2 18 2.0	UNITS V MA A mW °C UNITS kΩ μA mA μA

JFET :

MOTOROLA SC {XSTRS/R F}						BFW10 BFW11			
						CAS	E 20-03 -72 (TO	, STYLE -206A)	1
MAXIMUM RATINGS						J.	2. Drain		te - 4 Case
Rating	Symbol	Value	Ur	nit				Y	
Drain-Source Voltage	VDS	30	Vo	jc		3/2/1		1 50	urce
Drain-Gate Voltage	VDG	30	Ve	dc		4			
Reverse Gate-Source Voltage	VGSR	-30	Vo	dc			JFE	т	
Forward Gate Current	IGF	10	mA	Adc		VHF	UHF A	MPLIFIE	R
Total Device Dissipation @ TA = 25°C Derate above 25°C	PD	300 1.71	m mW	W //°C		N-CH	ANNEL	DEPLETIO	N
Operating and Storage Junction Temperature Range	TJ, Tstg	-65 to +150	٩	с	L				
Characteris	stic			Sym	bol	Min	Тур	Max	Unit
Gate-Source Breakdown Voltage (IC = 10 µAdc, VDS = 0)				V(BR)	GSS	30	-	-	Vdc
Gate-Source Cutoff Voltage (VDS = 15 Vdc, ID = 0.5 nAdc)	BFW10 BFW11			VGS	(off)	_	_	6	voc
Gate Reverse Current (VGS = 20 Vdc, VDS = 0)				IGSS		-		7.5	Vdc
Gate-Source Voltage (VDS = 15 Vdc, ID = 400 µAdc)	BFW10			Ve	3S	1.25		1.5	Vdc
Gate-Source Voltage (VDS = 15 Vdc, ID = 50 µAdc)	BFW11			V	38	1.20		-	
ON CHARACTERISTICS Zero-Gate Voltage Drain Current (Vos = 15 Vdc, Vos = 0)	BFW10 BFW11			ID	SS	8 4	Ξ	20 10	mAdc
SMALL-SIGNAL CHARACTERISTICS									
Forward Transadmittance (Vos = 15 Vdc, Vos = 0, (= 1 kHz)	BFW10 BFW11	1		Y	fs	3.5 3.0	=	6.5 6.5	mmhos
Output Admittance (Vos = 15 Vdc, Vos = 0, f = 1.0 kHz)	BFW10 BFW11)		Y	os	=	=	85 50	µmhos
Input Capacitance (VDS = 15 Vdc, VGS = 0 Vdc, f = 1.0	MHz)	1		c	iss	-	-	5.0	pr-
Reverse Transfer Capacitance (VDS = 15 Vdc, VGS = 0 Vdc, f = 1.0	MHz)			c	rss	-		0.8	mmhor
Forward Transadmittance (VDS = 15 Vdc, VGS = 0, f = 200 MH	(z))	fs	3.2	-	75	nV/VH2
Equivalent Noise Voltage (VDS = 15 Vdc, VGS = 0, f = 25 Hz)					^e n			2.5	dB
Noise Figure (VDS = 15 Vdc, VGS = 0 V, see Figure	es 1, 2, 3)								

Data sheets

Product specification

BF245C

BF245A; BF245B;

N-channel silicon field-effect transistors

FEATURES

- · Interchangeability of drain and source connections
- Frequencies up to 700 MHz.

APPLICATIONS

• LF, HF and DC amplifiers.

DESCRIPTION

General purpose N-channel symmetrical junction field-effect transistors in a plastic TO-92 variant package.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

PINNING

PIN	SYMBOL	DESCRIPTION
1	d	drain
2	s	source
3	g	gate



Fig.1 Simplified outline (TO-92 variant) and symbol.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		-	-	±30	V
V _{GSoff}	gate-source cut-off voltage	$I_{D} = 10 \text{ nA; } V_{DS} = 15 \text{ V}$	-0.25	-	-8	V
V _{GSO}	gate-source voltage	open drain	-	-	-30	V
IDSS	drain current	V _{DS} = 15 V; V _{GS} = 0				
	BF245A		2	-	6.5	mA
	BF245B		6	-	15	mA
	BF245C		12	-	25	mA
P _{tot}	total power dissipation	T _{amb} = 75 °C	-	-	300	mW
_{¥f≅}	forward transfer admittance	V _{DS} = 15 V; V _{GS} = 0; f = 1 kHz; T _{amb} = 25 °C	3	-	6.5	m <u>S</u>
C _{(S}	reverse transfer capacitance	V _{DS} = 20 V; V _{GS} = -1 V; f = 1 MHz; <u>T_{amb}</u> = 25 °C	-	1.1	-	pF

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		-	±30	V
V _{GDO}	gate-drain voltage	open source	-	-30	V
V _{GSO}	gate-source voltage	open drain	-	-30	V
ID	drain current		-	25	mA
l _G	gate current		-	10	mA
Ptot	total power dissipation	up to T _{amb} = 75 °C;	-	300	mW
		up to T _{amb} = 90 °C; note 1	-	300	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C

Note

1. Device mounted on a printed-circuit board, minimum lead length 3 mm, mounting pad for drain lead minimum 10 mm × 10 mm.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	in free air	250	K/W
	thermal resistance from junction to ambient		200	K/W

STATIC CHARACTERISTICS

T_i = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{(BR)GSS}	gate-source breakdown voltage	$I_{G} = -1 \ \mu A; \ V_{DS} = 0$	-30	-	V
V _{GSoff}	gate-source cut-off voltage	I _D = 10 <u>nA;</u> V _{DS} = 15 V	-0.25	-8.0	V
V _{GS}	gate-source voltage	$I_D = 200 \ \mu A; V_{DS} = 15 \ V$			
	BF245A		-0.4	-2.2	V
	BF245B		-1.6	-3.8	Х
	BF245C		-3.2	-7.5	V
IDSS	drain current	V_{DS} = 15 V; V_{GS} = 0; note 1			
	BF245A		2	6.5	mA
	BF245B		6	15	mA
	BF245C		12	25	mA
I _{GSS}	gate cut-off current	$V_{GS} = -20 V; V_{DS} = 0$	-	-5	nA
		$V_{GS} = -20 V; V_{DS} = 0; T_i = 125 \circ C$	-	-0.5	μA

Note

1. Measured under pulse conditions: $t_{\mu} = 300 \ \mu s; \delta \le 0.02$.

DATA SHEET OF MOSFET IRFZ 44N





Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	49	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	35	A
IDM	Pulsed Drain Current ①	160	
$P_D @T_C = 25^{\circ}C$	Power Dissipation	94	W
	Linear Derating Factor	0.63	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
I _{AR}	Avalanche Current①	25	Α
E _{AR}	Repetitive Avalanche Energy①	9.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
Rejc	Junction-to-Case	—	1.5	
Recs	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
R _{0JA}	Junction-to-Ambient		62	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	55	—		V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.058		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		—	17.5	mΩ	V _{GS} = 10V, I _D = 25A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
9 fs	Forward Transconductance	19	—		S	V _{DS} = 25V, I _D = 25A④
Inco	Drain-to-Source Leakage Current			25	ıιΔ	$V_{DS} = 55V, V_{GS} = 0V$
USS	Drainho-Oburoe Leakage Ourient			250	PO	$V_{DS} = 44V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
1	Gate-to-Source Forward Leakage		—	100		$V_{GS} = 20V$
GSS	Gate-to-Source Reverse Leakage		—	-100	nA	V _{GS} = -20V
Qg	Total Gate Charge		—	63		I _D = 25A
Q _{gs}	Gate-to-Source Charge			14	nC	$V_{DS} = 44V$
Q _{gd}	Gate-to-Drain ("Miller") Charge			23		V_{GS} = 10V, See Fig. 6 and 13
t _{d(on)}	Turn-On Delay Time		12			$V_{DD} = 28V$
tr	Rise Time		60		ne	I _D = 25A
t _{d(off)}	Turn-Off Delay Time		44		110	$R_{G} = 12\Omega$
t _f	Fall Time		45			V _{GS} = 10V, See Fig. 10 ④
1 -	Internal Drain Industance		45			Between lead,
LD	Internal Drain Inductance		4.5		- Ll	6mm (0.25in.)
	Internal Course Industance		7.5			from package
LS	Internal Source Inductance		- 7.5 -			and center of die contact
Ciss	Input Capacitance		1470			$V_{GS} = 0V$
Coss	Output Gapacitance		360			$V_{DS} = 25V$
Grss	Reverse Transfer Capacitance		88		рF	f = 1.0MHz, See Fig. 5
E _{AS}	Single Pulse Avalanche Energy®		530©	150©	mJ	$I_{AS} = 25A, L = 0.47mH$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions		
IS	Continuous Source Current			40		MOSFET symbol		
	(Body Diode)			45	Δ	showing the		
I _{SM}	Pulsed Source Current			- 160	160	100		integral reverse
	(Body Diode)						p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 25A$, $V_{GS} = 0V$ (4)		
trr	Reverse Recovery Time		63	95	ns	$T_{\rm J} = 25^{\circ} {\rm C}, \ {\rm I_F} = 25 {\rm A}$		
Qrr	Reverse Recovery Charge	—	170	260	nC	di/dt = 100A/µs ④		
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)						

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ③ I_{SD} \leq 25A, di/dt \leq 230A/µs, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175°C
- ④ Pulse width ≤ 400µs; duty cycle ≤ 2%.
- ⑤ This is a typical value at device destruction and represents operation outside rated limits.
- $\textcircled{\sc b}$ This is a calculated value limited to T_J = 175°C .

APPENDIX – E SYLLABUS

JAWAHARLAL NEHRU TECHN OLOGICAL UNIVERSITY - ANANTAPUR I. B.Tech (ECE & EEE) – II Sem-R20 (20A04101P) ELECTRONIC DEVICES & CIRCUITS LAB (Common to ECE and EEE)

(20A041011) ELECTRONIC DEVICES & CIRCUITS LAB (Common to ECE and EEE)

LIST OF EXPERIMENTS : (Execute any 12 experiments). **Note:** All the experiments shall be implemented using both Hardware and Software such as PSPICE/Multisim.

- 1. Verification of Volt- Ampere characteristics of a PN junction diode and find static, dynamic and Reverse resistances of the diode from the graphs obtained.
- 2. Design a full wave rectifier for the given specifications with and without filters, and verify the given specifications experimentally. Vary the load and find ripple factor. Draw suitable graphs.
- 3. Verify various clipping and clamper circuits using PN junction diode and draw the suitable graphs.
- 4. Design a Zener diode-based voltage regulator against variations of supply and load. Verify the same from the experiment.
- 5. Study and draw the output and transfer characteristics of MOSFET (Enhance mode) in Common Source Configuration experimentally. Find Threshold voltage (VT), gm, & K from the graphs.
- 6. Study and draw the output and transfer characteristics of MOSFET (Depletion mode) or JFET in Common Source Configuration experimentally. Find IDSS, gm, & VP from the graphs.
- 7. Verification of the input and output characteristics of BJT in Common Emitter configuration experimentally and find required h parameters from the graphs.
- 8. Study and draw the input and output characteristics of BJT in Common Base configuration experimentally, and determine required h parameters from the graphs.
- 9. Study and draw the Volt Ampere characteristics of UJT and determine η , IP, Iv, VP, &Vv from the experiment.
- 10. Design and analysis of voltage- divider bias/self-bias circuit using BJT.
- 11. Design and analysis of voltage- divider bias/self-bias circuit using JFET.
- 12. Design and analysis of self-bias circuit using MOSFET.
- 13. Design a suitable circuit for switch using CMOSFET/JFET/BJT.
- 14. Design a small signal amplifier using MOSFET (common source) for the given specifications. Draw the frequency response and find the bandwidth.

15. Design a small signal amplifier using BJT(common emitter) for the given specifications. Draw the
frequencyfrequencyresponseandfindthebandwidth.

APPENDIX – F

RULES FOR HOW TO WRITE THE OBSERVATION AND RECORDS

The following rules are given for how to write the observation and record.

- 1. Make the top & right margins in each right side page.
- 2. In top margin make the headings as Experiment No., date and name of the experiment.
- 3. Circuit diagrams, tabular columns, expected graphs, wave forms and parameters/calculations should write on left side even if these things avail on the left/right side page in the manual.
- 4. Aim, apparatus, components, theory, procedure, applications, conclusion and result should write on right side page, even if these things avail on the left/right side page in the manual.
- 5. Headings should underline with any other ink except red, orange and green.
- 6. The every new experiment should start with right side page.
- 7. Write the *theory* in records only.